数据搜索系统,热门电子元器件搜索 |
|
AD2S1210DSTZ 数据表(PDF) 8 Page - Analog Devices |
|
AD2S1210DSTZ 数据表(HTML) 8 Page - Analog Devices |
8 / 37 page AD2S1210 Rev. A | Page 7 of 36 Parameter Description Limit at TMIN, TMAX Unit t29 Delay WR/FSYNC rising edge to SDO high-Z 15 ns min t30 Delay from SAMPLE before WR/FSYNC falling edge 6 × tCK + 20 ns ns min t31 Delay CS falling edge to WR/FSYNC falling edge in normal mode 2 ns min t32 A0 and A1 setup time before WR/FSYNC falling edge 2 ns min t33 A0 and A1 hold time after WR/FSYNC falling edge2 In normal mode, A0 = 0, A1 = 0/1 24 × tCK + 5 ns ns min In configuration mode, A0 = 1, A1 = 1 8 × tCK + 5 ns ns min t34 Delay WR/FSYNC rising edge to WR/FSYNC falling edge 10 ns min fSCLK Frequency of SCLK input VDRIVE = 4.5 V to 5.25 V 20 MHz VDRIVE = 2.7 V to 3.6 V 25 MHz VDRIVE = 2.3 V to 2.7 V 15 MHz 1 Temperature ranges are as follows: A, B grades: –40°C to +85°C; C, D grades: –40°C to +125°C. 2 A0 and A1 should remain constant for the duration of the serial readback. This may require 24 clock periods to read back the 8-bit fault information in addition to the 16 bits of position/velocity data. If the fault information is not required, A0/A1 may be released following 16 clock cycles. |
类似零件编号 - AD2S1210DSTZ |
|
类似说明 - AD2S1210DSTZ |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |