数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

GS816118D-225I 数据表(PDF) 9 Page - List of Unclassifed Manufacturers

部件名 GS816118D-225I
功能描述  165 Bump BGA-x18 Commom I/O - Top View (Package D)
Download  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETC [List of Unclassifed Manufacturers]
网页  
标志 ETC - List of Unclassifed Manufacturers

GS816118D-225I 数据表(HTML) 9 Page - List of Unclassifed Manufacturers

Back Button GS816118D-225I Datasheet HTML 5Page - List of Unclassifed Manufacturers GS816118D-225I Datasheet HTML 6Page - List of Unclassifed Manufacturers GS816118D-225I Datasheet HTML 7Page - List of Unclassifed Manufacturers GS816118D-225I Datasheet HTML 8Page - List of Unclassifed Manufacturers GS816118D-225I Datasheet HTML 9Page - List of Unclassifed Manufacturers GS816118D-225I Datasheet HTML 10Page - List of Unclassifed Manufacturers GS816118D-225I Datasheet HTML 11Page - List of Unclassifed Manufacturers GS816118D-225I Datasheet HTML 12Page - List of Unclassifed Manufacturers GS816118D-225I Datasheet HTML 13Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 40 page
background image
Rev: 2.12 9/2002
1/32
© 1999, Giga Semiconductor, Inc.
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS816118/36T-250/225/200/166/150/133
1M x 18, 512K x 36
18Mb Sync Burst SRAMs
250 MHz–133 MHz
2.5 V or 3.3 V VDD
2.5 V or 3.3 V I/O
100-Pin TQFP
Commercial Temp
Industrial Temp
Features
• IEEE 1149.1 JTAG-compatible Boundary Scan
• 2.5 V or 3.3 V +10%/–10% core power supply
• 2.5 V or 3.3 V I/O supply
• LBO pin for Linear or Interleaved Burst mode
• Internal input resistors on mode pins allow floating mode pins
• Byte Write (BW) and/or Global Write (GW) operation
• Internal self-timed write cycle
• Automatic power-down for portable applications
• JEDEC-standard package
Functional Description
Applications
The GS816118/36T is an 18,874,368-bit high performance
synchronous SRAM with a 2-bit burst address counter.
Although of a type originally developed for Level 2 Cache
applications supporting high performance CPUs, the device
now finds application in synchronous SRAM applications,
ranging from DSP main store to networking chip set support.
Controls
Addresses, data I/Os, chip enable (E1), address burst control
inputs (ADSP, ADSC, ADV) and write control inputs (Bx, BW,
GW) are synchronous and are controlled by a positive-edge-
triggered clock input (CK). Output enable (G) and power down
control (ZZ) are asynchronous inputs. Burst cycles can be
initiated with either ADSP or ADSC inputs. In Burst mode,
subsequent burst addresses are generated internally and are
controlled by ADV. The burst address counter may be
configured to count in either linear or interleave order with the
Linear Burst Order (LBO) input. The Burst function need not
be used. New addresses can be loaded on every cycle with no
degradation of chip performance.
Flow Through/Pipeline Reads
The function of the Data Output register can be controlled by
the user via the FT mode pin (Pin 14). Holding the FT mode pin
low places the RAM in Flow Through mode, causing output
data to bypass the Data Output Register. Holding FT high
places the RAM in Pipeline mode, activating the rising-edge-
triggered Data Output Register.
SCD Pipelined Reads
The GS816118/36T is a SCD (Single Cycle Deselect)
pipelined synchronous SRAM. DCD (Dual Cycle Deselect)
versions are also available. SCD SRAMs pipeline deselect
commands one stage less than read commands. SCD RAMs
begin turning off their outputs immediately after the deselect
command has been captured in the input registers.
Byte Write and Global Write
Byte write operation is performed by using Byte Write enable
(BW) input combined with one or more individual byte write
signals (Bx). In addition, Global Write (GW) is available for
writing all bytes at one time, regardless of the Byte Write
control inputs.
Sleep Mode
Low power (Sleep mode) is attained through the assertion
(High) of the ZZ signal, or by stopping the clock (CK).
Memory data is retained during Sleep mode.
Core and Interface Voltages
The GS816118/36T operates on a 2.5 V or 3.3 V power supply.
All input are 3.3 V and 2.5 V compatible. Separate output
power (VDDQ) pins are used to decouple output noise from the
internal circuits and are 3.3 V and 2.5 V compatible.
-250 -225 -200 -166 -150 -133 Unit
Pipeline
3-1-1-1
tKQ
tCycle
2.5
4.0
2.7
4.4
3.0
5.0
3.4
6.0
3.8
6.7
4.0
7.5
ns
ns
3.3 V
Curr (x18)
Curr (x36)
280
330
255
300
230
270
200
230
185
215
165
190
mA
mA
2.5 V
Curr (x18)
Curr (x36)
275
320
250
295
230
265
195
225
180
210
165
185
mA
mA
Flow
Through
2-1-1-1
tKQ
tCycle
5.5
5.5
6.0
6.0
6.5
6.5
7.0
7.0
7.5
7.5
8.5
8.5
ns
ns
3.3 V
Curr (x18)
Curr (x36)
175
200
165
190
160
180
150
170
145
165
135
150
mA
mA
2.5 V
Curr (x18)
Curr (x36)
175
200
165
190
160
180
150
170
145
165
135
150
mA
mA


类似零件编号 - GS816118D-225I

制造商部件名数据表功能描述
logo
List of Unclassifed Man...
GS816118D ETC1-GS816118D Datasheet
901Kb / 36P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
More results

类似说明 - GS816118D-225I

制造商部件名数据表功能描述
logo
GSI Technology
GS8342D37BD-350 GSI-GS8342D37BD-350 Datasheet
506Kb / 29P
   165-Bump BGA Commercial Temp Industrial Temp
GS8342DT07BGD-333I GSI-GS8342DT07BGD-333I Datasheet
507Kb / 29P
   165-Bump BGA Commercial Temp Industrial Temp
logo
Everlight Electronics C...
67-21-T3C-EU1V2M-2A0 EVERLIGHT-67-21-T3C-EU1V2M-2A0 Datasheet
161Kb / 12P
   Reverse Package Top View LEDs
67-21-T3C-EU1V2M-2A0 EVERLIGHT-67-21-T3C-EU1V2M-2A0 Datasheet
161Kb / 12P
   Reverse Package Top View LEDs
67-21UYOC-S530-A2-TR10 EVERLIGHT-67-21UYOC-S530-A2-TR10 Datasheet
146Kb / 10P
   Reverse Package Top View LEDs
logo
Integrated Silicon Solu...
IS49NLS93200 ISSI-IS49NLS93200 Datasheet
596Kb / 34P
   288Mb (x9, x18) Separate I/O RLDRAM 2 Memory
IS49NLS96400 ISSI-IS49NLS96400 Datasheet
575Kb / 34P
   576Mb (x9, x18) Separate I/O RLDRAM??2 Memory
logo
P-tec Corporation
PL00130-WCG11 P-TEC-PL00130-WCG11_14 Datasheet
32Kb / 1P
   SMD LED 0603 Package Top View
PL00130-WCG17 P-TEC-PL00130-WCG17_14 Datasheet
32Kb / 1P
   SMD LED 0603 Package Top View
PL00130-WCG25 P-TEC-PL00130-WCG25_14 Datasheet
32Kb / 1P
   SMD LED 0603 Package Top View
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com