数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM3352BZCE60 数据表(PDF) 1 Page - Texas Instruments

Click here to check the latest version.
部件名 AM3352BZCE60
功能描述  Sitara Processors
Download  253 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

AM3352BZCE60 数据表(HTML) 1 Page - Texas Instruments

  AM3352BZCE60 Datasheet HTML 1Page - Texas Instruments AM3352BZCE60 Datasheet HTML 2Page - Texas Instruments AM3352BZCE60 Datasheet HTML 3Page - Texas Instruments AM3352BZCE60 Datasheet HTML 4Page - Texas Instruments AM3352BZCE60 Datasheet HTML 5Page - Texas Instruments AM3352BZCE60 Datasheet HTML 6Page - Texas Instruments AM3352BZCE60 Datasheet HTML 7Page - Texas Instruments AM3352BZCE60 Datasheet HTML 8Page - Texas Instruments AM3352BZCE60 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 253 page
background image
Product
Folder
Sample &
Buy
Technical
Documents
Tools &
Software
Support &
Community
Reference
Design
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
AM3359, AM3358, AM3357, AM3356, AM3354, AM3352, AM3351
SPRS717J – OCTOBER 2011 – REVISED APRIL 2016
AM335x Sitara™ Processors
1
Device Overview
1
1.1
Features
1
• Up to 1-GHz Sitara™ ARM® Cortex®-A8 32
‑Bit
RISC Processor
– NEON™ SIMD Coprocessor
– 32KB of L1 Instruction and 32KB of Data Cache
With Single-Error Detection (Parity)
– 256KB of L2 Cache With Error Correcting Code
(ECC)
– 176KB of On-Chip Boot ROM
– 64KB of Dedicated RAM
– Emulation and Debug - JTAG
– Interrupt Controller (up to 128 Interrupt
Requests)
• On-Chip Memory (Shared L3 RAM)
– 64KB of General-Purpose On-Chip Memory
Controller (OCMC) RAM
– Accessible to All Masters
– Supports Retention for Fast Wakeup
• External Memory Interfaces (EMIF)
– mDDR(LPDDR), DDR2, DDR3, DDR3L
Controller:
mDDR: 200-MHz Clock (400-MHz Data
Rate)
DDR2: 266-MHz Clock (532-MHz Data Rate)
DDR3: 400-MHz Clock (800-MHz Data Rate)
DDR3L: 400-MHz Clock (800-MHz Data
Rate)
16-Bit Data Bus
1GB of Total Addressable Space
Supports One x16 or Two x8 Memory Device
Configurations
– General-Purpose Memory Controller (GPMC)
Flexible 8-Bit and 16-Bit Asynchronous
Memory Interface With up to Seven Chip
Selects (NAND, NOR, Muxed-NOR, SRAM)
Uses BCH Code to Support 4-, 8-, or 16-Bit
ECC
Uses Hamming Code to Support 1-Bit ECC
– Error Locator Module (ELM)
Used in Conjunction With the GPMC to
Locate Addresses of Data Errors from
Syndrome Polynomials Generated Using a
BCH Algorithm
Supports 4-, 8-, and 16-Bit per 512-Byte
Block Error Location Based on BCH
Algorithms
• Programmable Real-Time Unit Subsystem and
Industrial Communication Subsystem (PRU-ICSS)
– Supports Protocols such as EtherCAT®,
PROFIBUS, PROFINET, EtherNet/IP™, and
More
– Two Programmable Real-Time Units (PRUs)
32-Bit Load/Store RISC Processor Capable
of Running at 200 MHz
8KB of Instruction RAM With Single-Error
Detection (Parity)
8KB of Data RAM With Single-Error
Detection (Parity)
Single-Cycle 32-Bit Multiplier With 64-Bit
Accumulator
Enhanced GPIO Module Provides Shift-
In/Out Support and Parallel Latch on
External Signal
– 12KB of Shared RAM With Single-Error
Detection (Parity)
– Three 120-Byte Register Banks Accessible by
Each PRU
– Interrupt Controller (INTC) for Handling System
Input Events
– Local Interconnect Bus for Connecting Internal
and External Masters to the Resources Inside
the PRU-ICSS
– Peripherals Inside the PRU-ICSS:
One UART Port With Flow Control Pins,
Supports up to 12 Mbps
One Enhanced Capture (eCAP) Module
Two MII Ethernet Ports that Support
Industrial Ethernet, such as EtherCAT
One MDIO Port
• Power, Reset, and Clock Management (PRCM)
Module
– Controls the Entry and Exit of Stand-By and
Deep-Sleep Modes
– Responsible for Sleep Sequencing, Power
Domain Switch-Off Sequencing, Wake-Up
Sequencing, and Power Domain Switch-On
Sequencing
– Clocks
Integrated 15- to 35-MHz High-Frequency
Oscillator Used to Generate a Reference
Clock for Various System and Peripheral
Clocks
Supports Individual Clock Enable and
Disable Control for Subsystems and
Peripherals to Facilitate Reduced Power
Consumption


类似零件编号 - AM3352BZCE60

制造商部件名数据表功能描述
logo
Texas Instruments
AM3352BZCE60 TI1-AM3352BZCE60 Datasheet
2Mb / 236P
[Old version datasheet]   Sitara AM335x ARM Cortex-A8 Microprocessors (MPUs)
AM3352BZCE60 TI1-AM3352BZCE60 Datasheet
3Mb / 253P
[Old version datasheet]   Sitara Processors
AM3352BZCE60 TI1-AM3352BZCE60 Datasheet
3Mb / 253P
[Old version datasheet]   Sitara Processors
AM3352BZCE60 TI1-AM3352BZCE60 Datasheet
3Mb / 253P
[Old version datasheet]   Sitara Processors
AM3352BZCE60 TI1-AM3352BZCE60 Datasheet
3Mb / 252P
[Old version datasheet]   Sitara Processors
More results

类似说明 - AM3352BZCE60

制造商部件名数据表功能描述
logo
Texas Instruments
AM5706 TI1-AM5706_17 Datasheet
3Mb / 386P
[Old version datasheet]   Sitara Processors
AM5716 TI1-AM5716_16 Datasheet
4Mb / 387P
[Old version datasheet]   Sitara Processors
AMIC120 TI1-AMIC120 Datasheet
2Mb / 239P
[Old version datasheet]   Sitara Processors
AM3359 TI1-AM3359_16 Datasheet
3Mb / 253P
[Old version datasheet]   Sitara Processors
AM5706 TI1-AM5706 Datasheet
3Mb / 387P
[Old version datasheet]   Sitara Processors
AM5706 TI1-AM5706_18 Datasheet
4Mb / 392P
[Old version datasheet]   Sitara Processors
AMIC110 TI1-AMIC110 Datasheet
2Mb / 214P
[Old version datasheet]   Sitara Processors
AM5706_017 TI1-AM5706_017 Datasheet
3Mb / 388P
[Old version datasheet]   Sitara Processors
AM6548 TI1-AM6548 Datasheet
3Mb / 299P
[Old version datasheet]   Sitara Processors
AM4376 TI1-AM4376_16 Datasheet
2Mb / 266P
[Old version datasheet]   Sitara Processors
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com