数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

GS81332QT19CE-250M 数据表(PDF) 10 Page - GSI Technology

部件名 GS81332QT19CE-250M
功能描述  Rad-Hard SRAM 288Mb/144Mb/72Mb Burst of 2 SigmaQuad-II 1.8
Download  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  GSI [GSI Technology]
网页  http://www.gsitechnology.com
标志 GSI - GSI Technology

GS81332QT19CE-250M 数据表(HTML) 10 Page - GSI Technology

Back Button GS81332QT19CE-250M Datasheet HTML 6Page - GSI Technology GS81332QT19CE-250M Datasheet HTML 7Page - GSI Technology GS81332QT19CE-250M Datasheet HTML 8Page - GSI Technology GS81332QT19CE-250M Datasheet HTML 9Page - GSI Technology GS81332QT19CE-250M Datasheet HTML 10Page - GSI Technology GS81332QT19CE-250M Datasheet HTML 11Page - GSI Technology GS81332QT19CE-250M Datasheet HTML 12Page - GSI Technology GS81332QT19CE-250M Datasheet HTML 13Page - GSI Technology GS81332QT19CE-250M Datasheet HTML 14Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 30 page
background image
GS82612QT19/37CE-350M/250M
GS81332QT19/37CE-350M/250M
GS8692QT19/37CE-350M/250M
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.01 7/2017
10/30
© 2017, GSI Technology
Preliminary
Background
Separate I/O SRAMs, from a system architecture point of view, are attractive in applications where alternating reads and writes are
needed. Therefore, the SigmaQuad-II+ SRAM interface and truth table are optimized for alternating reads and writes. Separate I/O
SRAMs are unpopular in applications where multiple reads or multiple writes are needed because burst read or write transfers from
Separate I/O SRAMs can cut the RAM’s bandwidth in half.
SigmaQuad-II B2 SRAM DDR Read
The read port samples the status of the Address Input and R pins at each rising edge of K. A low on the Read Enable-bar pin, R,
begins a read cycle. Clocking in a high on the Read Enable-bar pin, R, begins a read port deselect cycle.
SigmaQuad-II B2 SRAM DDR Write
The write port samples the status of the W pin at each rising edge of K and the Address Input pins on the following rising edge of
K. A low on the Write Enable-bar pin, W, begins a write cycle. The first of the data-in pairs associated with the write command is
clocked in with the same rising edge of K used to capture the write command. The second of the two data in transfers is captured on
the rising edge of K along with the write address. Clocking in a high on W causes a write port deselect cycle.
Special Functions
Byte Write Control
Byte Write Enable pins are sampled at the same time that Data In is sampled. A High on the Byte Write Enable pin associated with
a particular byte (e.g., BW0 controls D0–D8 inputs) will inhibit the storage of that particular byte, leaving whatever data may be
stored at the current address at that byte location undisturbed. Any or all of the Byte Write Enable pins may be driven High or Low
during the data in sample times in a write sequence.
Each write enable command and write address loaded into the RAM provides the base address for a 2beat data transfer. The x18
version of the RAM, for example, may write 36 bits in association with each address loaded. Any 9-bit byte may be masked in any
write sequence.
Example x18 RAM Write Sequence using Byte Write Enables
Data In Sample Time
BW0
BW1
D0–D8
D9–D17
Beat 1
0
1
Data In
Don’t Care
Beat 2
1
0
Don’t Care
Data In
Resulting Write Operation
Byte 1
D0–D8
Byte 2
D9–D17
Byte 3
D0–D8
Byte 4
D9–D17
Written
Unchanged
Unchanged
Written
Beat 1
Beat 2


类似零件编号 - GS81332QT19CE-250M

制造商部件名数据表功能描述
logo
GSI Technology
GS81332QT19CE-350M GSI-GS81332QT19CE-350M Datasheet
1Mb / 30P
   Rad-Hard SRAM 288Mb/144Mb/72Mb Burst of 2 SigmaQuad-IITM
More results

类似说明 - GS81332QT19CE-250M

制造商部件名数据表功能描述
logo
GSI Technology
GS82612QT19CE-350M GSI-GS82612QT19CE-350M Datasheet
1Mb / 30P
   Rad-Hard SRAM 288Mb/144Mb/72Mb Burst of 2 SigmaQuad-IITM
GS81332QT37CE-350M GSI-GS81332QT37CE-350M Datasheet
1Mb / 30P
   Rad-Hard SRAM 288Mb/144Mb/72Mb Burst of 2 SigmaQuad-IITM
GS81332QT19CE-350M GSI-GS81332QT19CE-350M Datasheet
1Mb / 30P
   Rad-Hard SRAM 288Mb/144Mb/72Mb Burst of 2 SigmaQuad-IITM
GS82582Q20GE-500I GSI-GS82582Q20GE-500I Datasheet
436Kb / 25P
   288Mb SigmaQuad-II Burst of 2 SRAM
GS82582Q20GE-450I GSI-GS82582Q20GE-450I Datasheet
436Kb / 25P
   288Mb SigmaQuad-II Burst of 2 SRAM
GS8662Q08E GSI-GS8662Q08E Datasheet
1Mb / 35P
   72Mb SigmaQuad-II Burst of 2 SRAM
GS82582Q19GE-400 GSI-GS82582Q19GE-400 Datasheet
436Kb / 25P
   288Mb SigmaQuad-IITM Burst of 2 SRAM
GS82582Q37GE-300 GSI-GS82582Q37GE-300 Datasheet
436Kb / 25P
   288Mb SigmaQuad-IITM Burst of 2 SRAM
GS82582QT19GE-400I GSI-GS82582QT19GE-400I Datasheet
325Kb / 26P
   288Mb SigmaQuad-IITM Burst of 2 SRAM
GS82582Q19GE-400I GSI-GS82582Q19GE-400I Datasheet
436Kb / 25P
   288Mb SigmaQuad-IITM Burst of 2 SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com