数据搜索系统,热门电子元器件搜索 |
|
GS8182D19BGD-333I 数据表(PDF) 7 Page - GSI Technology |
|
GS8182D19BGD-333I 数据表(HTML) 7 Page - GSI Technology |
7 / 27 page GS8182D19/37BD-435/400/375/333/300 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Rev: 1.03a 11/2011 7/27 © 2008, GSI Technology FLXDrive-II Output Driver Impedance Control HSTL I/O SigmaQuad-II SRAMs are supplied with programmable impedance output drivers. The ZQ pin must be connected to VSS via an external resistor, RQ, to allow the SRAM to monitor and adjust its output driver impedance. The value of RQ must be 5X the value of the desired RAM output impedance. The allowable range of RQ to guarantee impedance matching continuously is between 175 Ω and 350Ω. Periodic readjustment of the output driver impedance is necessary as the impedance is affected by drifts in supply voltage and temperature. The SRAM’s output impedance circuitry compensates for drifts in supply voltage and temperature. A clock cycle counter periodically triggers an impedance evaluation, resets and counts again. Each impedance evaluation may move the output driver impedance level one step at a time towards the optimum level. The output driver is implemented with discrete binary weighted impedance steps. Separate I/O SigmaQuad II+ B4 SRAM Truth Table Previous Operation A R W Current Operation D D D D Q Q Q Q K ↑ (tn-1) K ↑ (tn) K ↑ (tn) K ↑ (tn) K ↑ (tn) K ↑ (tn+1) K ↑ (tn+1½) K ↑ (tn+2) K ↑ t(n+2½) K ↑ (tn+2) K ↑ t(n+2½) K ↑ t(n+3) K ↑ t(n+3½) Deselect X 1 1 Deselect X X — — Hi-Z Hi-Z — — Write X 1 X Deselect D2 D3 — — Hi-Z Hi-Z — — Read X X 1 Deselect X X — — Q2 Q3 — — Deselect V 1 0 Write D0 D1 D2 D3 Hi-Z Hi-Z — — Deselect V 0 X Read X X — — Q0 Q1 Q2 Q3 Read V X 0 Write D0 D1 D2 D3 Q2 Q3 — — Write V 0 X Read D2 D3 — — Q0 Q1 Q2 Q3 Notes: 1. “1” = input “high”; “0” = input “low”; “V” = input “valid”; “X” = input “don’t care” 2. “—” indicates that the input requirement or output state is determined by the next operation. 3. Q0, Q1, Q2, and Q3 indicate the first, second, third, and fourth pieces of output data transferred during Read operations. 4. D0, D1, D2, and D3 indicate the first, second, third, and fourth pieces of input data transferred during Write operations. 5. Qs are tristated for one cycle in response to Deselect and Write commands, one cycle after the command is sampled, except when pre- ceded by a Read command. 6. Users should not clock in metastable addresses. |
类似零件编号 - GS8182D19BGD-333I |
|
类似说明 - GS8182D19BGD-333I |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |