数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

EP1K50 数据表(PDF) 50 Page - List of Unclassifed Manufacturers

部件名 EP1K50
功能描述  Programmable Logic Device Family
Download  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETC [List of Unclassifed Manufacturers]
网页  
标志 ETC - List of Unclassifed Manufacturers

EP1K50 数据表(HTML) 50 Page - List of Unclassifed Manufacturers

Back Button EP1K50 Datasheet HTML 46Page - List of Unclassifed Manufacturers EP1K50 Datasheet HTML 47Page - List of Unclassifed Manufacturers EP1K50 Datasheet HTML 48Page - List of Unclassifed Manufacturers EP1K50 Datasheet HTML 49Page - List of Unclassifed Manufacturers EP1K50 Datasheet HTML 50Page - List of Unclassifed Manufacturers EP1K50 Datasheet HTML 51Page - List of Unclassifed Manufacturers EP1K50 Datasheet HTML 52Page - List of Unclassifed Manufacturers EP1K50 Datasheet HTML 53Page - List of Unclassifed Manufacturers EP1K50 Datasheet HTML 54Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 50 / 86 page
background image
50
Altera Corporation
ACEX 1K Programmable Logic Device Family Data Sheet
Figure 23. Output Drive Characteristics of ACEX 1K Devices
Timing Model
The continuous, high-performance FastTrack Interconnect routing
resources ensure accurate simulation and timing analysis as well as
predictable performance. This predictable performance contrasts with
that of FPGAs, which use a segmented connection scheme and, therefore,
have an unpredictable performance.
Device performance can be estimated by following the signal path from a
source, through the interconnect, to the destination. For example, the
registered performance between two LEs on the same row can be
calculated by adding the following parameters:
s
LE register clock-to-output delay (tCO)
s
Interconnect delay (tSAMEROW)
s
LE look-up table delay (tLUT)
s
LE register setup time (tSU)
The routing delay depends on the placement of the source and destination
LEs. A more complex registered path may involve multiple combinatorial
LEs between the source and destination LEs.
Timing simulation and delay prediction are available with the simulator
and Timing Analyzer, or with industry-standard EDA tools. The
Simulator offers both pre-synthesis functional simulation to evaluate logic
design accuracy and post-synthesis timing simulation with 0.1-ns
resolution. The Timing Analyzer provides point-to-point timing delay
information, setup and hold time analysis, and device-wide performance
analysis.
VO Output Voltage (V)
IOL
IOH
IOH
V
V
VCCINT = 2.5
VCCIO = 2.5
Room Temperature
V
V
VCCINT = 2.5
VCCIO = 3.3
Room Temperature
12
3
10
20
30
50
60
40
70
80
90
VO Output Voltage (V)
12
3
10
20
30
50
60
40
70
80
90
IOL
O
Typical I
Output
Current (mA)
O
Typical I
Output
Current (mA)


类似零件编号 - EP1K50

制造商部件名数据表功能描述
logo
Altera Corporation
EP1K50 ALTERA-EP1K50 Datasheet
456Kb / 34P
   1. Enhanced Configuration Devices (EPC4, EPC8, and EPC16) Data Sheet
EP1K50 ALTERA-EP1K50 Datasheet
633Kb / 36P
   Enhanced Configuration (EPC) Devices Datasheet
EP1K50 ALTERA-EP1K50 Datasheet
621Kb / 36P
   This datasheet describes enhanced configuration (EPC) devices
EP1K50 ALTERA-EP1K50 Datasheet
1Mb / 86P
   Programmable Logic Device Family
EP1K50 ALTERA-EP1K50 Datasheet
1Mb / 86P
   Programmable Logic Device Family
More results

类似说明 - EP1K50

制造商部件名数据表功能描述
logo
Altera Corporation
EP20K400EFI672-2X ALTERA-EP20K400EFI672-2X Datasheet
724Kb / 117P
   Programmable Logic Device Family
EPM7128SLC84-15 ALTERA-EPM7128SLC84-15 Datasheet
1Mb / 66P
   Programmable Logic Device Family
EPM7128STC100-15N ALTERA-EPM7128STC100-15N Datasheet
1Mb / 66P
   Programmable Logic Device Family
EPM3064ATC44-10N ALTERA-EPM3064ATC44-10N Datasheet
715Kb / 46P
   Programmable Logic Device Family
EP1K30TC144-3N ALTERA-EP1K30TC144-3N Datasheet
1Mb / 86P
   Programmable Logic Device Family
EPM7192SQI160-10N ALTERA-EPM7192SQI160-10N Datasheet
1Mb / 66P
   Programmable Logic Device Family
EPM7160STI100-10 ALTERA-EPM7160STI100-10 Datasheet
1Mb / 66P
   Programmable Logic Device Family
EPF8282ALC84-4 ALTERA-EPF8282ALC84-4 Datasheet
957Kb / 62P
   Programmable Logic Device Family
EPM5064JC-1 ALTERA-EPM5064JC-1 Datasheet
831Kb / 36P
   Programmable Logic Device Family
EPM7032LC44-7 ALTERA-EPM7032LC44-7 Datasheet
1Mb / 66P
   Programmable Logic Device Family
EP1K10TC144-2N ALTERA-EP1K10TC144-2N Datasheet
1Mb / 86P
   Programmable Logic Device Family
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com