数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

GS8182D19BGD-375I 数据表(PDF) 6 Page - GSI Technology

部件名 GS8182D19BGD-375I
功能描述  18Mb SigmaQuad-II Burst of 4 SRAM
Download  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  GSI [GSI Technology]
网页  http://www.gsitechnology.com
标志 GSI - GSI Technology

GS8182D19BGD-375I 数据表(HTML) 6 Page - GSI Technology

Back Button GS8182D19BGD-375I Datasheet HTML 2Page - GSI Technology GS8182D19BGD-375I Datasheet HTML 3Page - GSI Technology GS8182D19BGD-375I Datasheet HTML 4Page - GSI Technology GS8182D19BGD-375I Datasheet HTML 5Page - GSI Technology GS8182D19BGD-375I Datasheet HTML 6Page - GSI Technology GS8182D19BGD-375I Datasheet HTML 7Page - GSI Technology GS8182D19BGD-375I Datasheet HTML 8Page - GSI Technology GS8182D19BGD-375I Datasheet HTML 9Page - GSI Technology GS8182D19BGD-375I Datasheet HTML 10Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 27 page
background image
GS8182D19/37BD-435/400/375/333/300
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.03a 11/2011
6/27
© 2008, GSI Technology
Power-Up Sequence for SigmaQuad-II+ SRAMs
For compatibility across all vendors it is recommended that SigmaQuad-II+ SRAMs be powered-up in a specific sequence in order to avoid unde-
fined operations
Power-Up Sequence
1. Power-up and maintain Doff at low state.
1a. Apply VDD.
1b. Apply VDDQ.
1c. Apply VREF (may also be applied at the same time as VDDQ).
2. After voltages are within specification range, and clocks (K, K) are stablized, change Doff to high.
3. An additional 2048 clock cycles are required to lock the DLL after it has been enabled.
Note:
The DLL may be reset by driving the Doff pin low or by stopping the K clocks for at least 30ns. 2048 cycles of clean K clocks are
always required to re-lock the DLL after reset.
DLL Constraints
The DLL synchronizes to either K clock. These clocks should have low phase jitter (tKCVar).
• The DLL cannot operate at a frequency lower than that specified by the tKHKH maximum specification for the desired operating clock
frequency.
• If the incoming clock is not stablized when DLL is enabled, the DLL may lock on the wrong frequency and cause undefined errors or
failures during the initial stage.
Special Functions
Byte Write Control
Byte Write Enable pins are sampled at the same time that Data In is sampled. A high on the Byte Write Enable pin associated with
a particular byte (e.g., BW0 controls D0–D8 inputs) will inhibit the storage of that particular byte, leaving whatever data may be
stored at the current address at that byte location undisturbed. Any or all of the Byte Write Enable pins may be driven high or low
during the data in sample times in a write sequence.
Each write enable command and write address loaded into the RAM provides the base address for a 4 beat data transfer. The x18
version of the RAM, for example, may write 72 bits in association with each address loaded. Any 9-bit byte may be masked in any
write sequence.
Example x18 RAM Write Sequence using Byte Write Enables
Data In Sample Time
BW0
BW1
D0–D8
D9–D17
Beat 1
0
1
Data In
Don’t Care
Beat 2
1
0
Don’t Care
Data In
Beat 3
0
0
Data In
Data In
Beat 4
1
0
Don’t Care
Data In
Resulting Write Operation
Byte 1
D0–D8
Byte 2
D9–D17
Byte 1
D0–D8
Byte 2
D9–D17
Byte 1
D0–D8
Byte 2
D9–D17
Byte 1
D0–D8
Byte 2
D9–D17
Written
Unchanged
Unchanged
Written
Written
Written
Unchanged
Written
Beat 1
Beat 2
Beat 3
Beat 4


类似零件编号 - GS8182D19BGD-375I

制造商部件名数据表功能描述
logo
GSI Technology
GS8182D19BGD-300 GSI-GS8182D19BGD-300 Datasheet
554Kb / 27P
   JEDEC-standard pinout and package
GS8182D19BGD-333 GSI-GS8182D19BGD-333 Datasheet
554Kb / 27P
   18Mb SigmaQuad-II Burst of 4 SRAM
GS8182D19BGD-333I GSI-GS8182D19BGD-333I Datasheet
554Kb / 27P
   JEDEC-standard pinout and package
More results

类似说明 - GS8182D19BGD-375I

制造商部件名数据表功能描述
logo
GSI Technology
GS8182D19BD-375I GSI-GS8182D19BD-375I Datasheet
554Kb / 27P
   18Mb SigmaQuad-II Burst of 4 SRAM
GS8182D19BD-435I GSI-GS8182D19BD-435I Datasheet
554Kb / 27P
   18Mb SigmaQuad-II Burst of 4 SRAM
GS8182D37BD-435 GSI-GS8182D37BD-435 Datasheet
554Kb / 27P
   18Mb SigmaQuad-II Burst of 4 SRAM
GS8182D19BGD-333 GSI-GS8182D19BGD-333 Datasheet
554Kb / 27P
   18Mb SigmaQuad-II Burst of 4 SRAM
GS8182D37BGD-375 GSI-GS8182D37BGD-375 Datasheet
554Kb / 27P
   18Mb SigmaQuad-II Burst of 4 SRAM
GS8182D18D GSI-GS8182D18D Datasheet
772Kb / 27P
   18Mb Burst of 4 SigmaQuad-II SRAM
GS8182D37BD-400 GSI-GS8182D37BD-400 Datasheet
554Kb / 27P
   18Mb SigmaQuad-II Burst of 4 SRAM
GS8182D37BD-375 GSI-GS8182D37BD-375 Datasheet
554Kb / 27P
   18Mb SigmaQuad-II Burst of 4 SRAM
GS8182D37BGD-375I GSI-GS8182D37BGD-375I Datasheet
554Kb / 27P
   18Mb SigmaQuad-II Burst of 4 SRAM
GS8182D19BD-400 GSI-GS8182D19BD-400 Datasheet
554Kb / 27P
   18Mb SigmaQuad-II Burst of 4 SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com