![]() |
数据搜索系统,热门电子元器件搜索 |
|
QL2009 Datasheet(数据表) 1 Page - List of Unclassifed Manufacturers |
|
QL2009 Datasheet(HTML) 1 Page - List of Unclassifed Manufacturers |
1 page ![]() QL2009 3.3V and 5.0V pASIC ® ® 2 FPGA Combining Speed, Density, Low Cost and Flexibility 3-35 Ultimate Verilog/VHDL Silicon Solution -Abundant, high-speed interconnect eliminates manual routing -Flexible logic cell provides high efficiency and performance -Design tools produce fast, efficient Verilog/VHDL synthesis Speed, Density, Low Cost and Flexibility in One Device -16-bit counter speeds exceeding 200 MHz -9,000 usable ASIC gates, 16,000 usable PLD gates, 225 I/Os -3-layer metal ViaLink ® process for small die sizes -100% routable and pin-out maintainable Advanced Logic Cell and I/O Capabilities -Complex functions (up to 16 inputs) in a single logic cell -High synthesis gate utilization from logic cell fragments -Full IEEE Standard JTAG boundary scan capability -Individually-controlled input/feedback registers and OEs on all I/O pins Other Important Family Features -3.3V and 5.0V operation with low standby power -I/O pin-compatibility between different devices in the same packages -PCI compliant (at 5.0V), full speed 33 MHz implementations -High design security provided by security fuses … 9,000 usable ASIC gates, 225 I/O pins 672 Logic Cells 3 QL2009 Block Diagram Rev. C pASIC 2 HIGHLIGHTS |