数据搜索系统,热门电子元器件搜索
  Chinese▼

Delete All
ON OFF
ALLDATASHEETCN.COM

X  

预览 PDF HTML

DDC232CGXGR Datasheet(数据表) 26 Page - Texas Instruments

Click here to check the latest version.
部件型号  DDC232CGXGR
说明  32-Channel, Current-Input Analog-to-Digital Converter
下载  34 Pages
Scroll/Zoom Zoom In 100% Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 

DDC232CGXGR Datasheet(HTML) 26 Page - Texas Instruments

Zoom Inzoom in Zoom Outzoom out
 26 page
background image
PowerSupplies
RESET
t
POR
t
RST
CONV
AVDD
DVDD
AGND
DGND
DDC232
10 F
m
0.1 F
m
0.1 F
m
VA
10 F
m
VD
DDC232
SBAS331D – AUGUST 2004 – REVISED APRIL 2010
www.ti.com
POWER-UP SEQUENCING
LAYOUT
Prior to power-up, all digital and analog inputs must
POWER SUPPLIES AND GROUNDING
be low. At the time of power-up, all of these signals
should remain low until the power supplies have
Both AVDD and DVDD should be as quiet as
stabilized, as shown in Figure 24. At this time, begin
possible. It is particularly important to eliminate noise
supplying the master clock signal to the CLK pin.
from AVDD that is nonsynchronous with the DDC232
Wait for time tPOR, then give a RESET pulse. After
operation. Figure 25 illustrates how to supply power
releasing RESET, the configuration register must be
to the DDC232. Each supply of the DDC232 should
programmed. Table 16 shows the timing for the
be bypassed with 10mF solid tantalum capacitors. It is
power-up sequence.
recommended that both the analog and digital
grounds (AGND and DGND) be connected to a single
ground plane on the printed circuit board (PCB).
Figure 24. DDC232 Timing at Power-Up
Figure 25. Power-Supply Connections
Table 16. Timing Characteristics for DDC232
Power-Up Sequence
Shielding Analog Signal Paths
SYMBOL
DESCRIPTION
MIN
TYP
MAX
UNITS
As with any precision circuit, careful PCB layout will
Wait After Power-Up
ensure the best performance. It is essential to make
tPOR
250
ms
Until Reset
short, direct interconnections and avoid stray wiring
tRST
Reset Low Width
1
ms
capacitance—particularly at the analog input pins and
QGND. These analog input pins are high-impedance
BLANKSPACE
and extremely sensitive to extraneous noise. The
QGND pin should be treated as a sensitive analog
BLANKSPACE
signal and connected directly to the supply ground
BLANKSPACE
with proper shielding. Leakage currents between the
PCB traces can exceed the input bias current of the
BLANKSPACE
DDC232 if shielding is not implemented. Digital
signals should be kept as far as possible from the
analog input signals on the PCB.
26
Submit Documentation Feedback
Copyright © 2004–2010, Texas Instruments Incorporated
Product Folder Link(s): DDC232




HTML 页

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34 


数据表 下载




链接网址


Privacy Policy
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ]  

关于 Alldatasheet    |   广告服务   |   联系我们   |   隐私政策   |   书签   |   链接交换   |   制造商名单
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl