数据搜索系统,热门电子元器件搜索 |
|
ispGDX160V-7Q208I 数据表(PDF) 16 Page - Lattice Semiconductor |
|
ispGDX160V-7Q208I 数据表(HTML) 16 Page - Lattice Semiconductor |
16 / 36 page 15 Specifications ispGDX160VA -7 -9 PARAMETER # DESCRIPTION1 MIN. MAX. MIN. MAX. UNITS Inputs tio 32 Input Buffer Delay — 1.4 — 1.9 ns GRP tgrp 33 GRP Delay — 1.1 — 1.1 ns MUX tmuxd 34 I/O Cell MUX A/B/C/D Data Delay — 2.0 — 2.5 ns tmuxexp 35 I/O Cell MUX A/B/C/D Expander Delay — 2.5 — 3.0 ns tmuxs 36 I/O Cell Data Select — 2.0 — 2.5 ns tmuxsio 37 I/O Cell Data Select (I/O Clock) — 4.5 — 6.0 ns tmuxsg 38 I/O Cell Data Select (Yx Clock) — 2.5 — 3.0 ns tmuxselexp 39 I/O Cell MUX Data Select Expander Delay — 2.5 — 3.0 ns Register tiolat 40 I/O Latch Delay — 1.0 — 1.0 ns tiosu 41 I/O Register Setup Time Before Clock — 3.2 — 4.4 ns tioh 42 I/O Register Hold Time After Clock — 2.3 — 2.6 ns tioco 43 I/O Register Clock to Output Delay — 0.5 — 0.5 ns tior 44 I/O Reset to Output Delay — 1.5 — 1.5 ns tcesu 45 I/O Clock Enable Setup Time Before Clock — 2.5 — 2.0 ns tceh 46 I/O Clock Enable Hold Time After Clock — 1.0 — 2.0 ns Data Path tfdbk 47 I/O Register Feedback Delay — 1.2 — 1.3 ns tiobp 48 I/O Register Bypass Delay — 0.3 — 0.6 ns tioob 49 I/O Register Output Buffer Delay — 0.6 — 0.7 ns tmuxcg 50 I/O Register A/B/C/D Data Input MUX Delay (Yx Clock) — 2.5 — 3.0 ns tmuxcio 51 I/O Register A/B/C/D Data Input MUX Delay (I/O Clock) — 4.5 — 6.0 ns tiodg 52 I/O Register I/O MUX Delay (Yx Clock) — 5.0 — 6.0 ns tiodio 53 I/O Register I/O MUX Delay (I/O Clock) — 7.0 — 9.0 ns Outputs tob 54 Output Buffer Delay — 2.2 — 2.9 ns tobs 55 Output Buffer Delay (Slow Slew Option) — 9.2 — 11.9 ns toeen 56 I/O Cell OE to Output Enable — 6.0 — 7.5 ns toedis 57 I/O Cell OE to Output Disable — 6.0 — 7.5 ns tgoe 58 GRP Output Enable and Disable Delay — 0.0 — 0.0 ns ttoe 59 Test OE Enable and Disable Delay — 2.5 — 3.0 ns Clocks tioclk 60 I/O Clock Delay — 3.2 — 4.4 ns tgclk 61 Global Clock Delay — 2.7 — 3.4 ns tgclkeng 62 Global Clock Enable (Yx Clock) — 3.7 — 5.4 ns tgclkenio 63 Global Clock Enable (I/O Clock) — 5.7 — 8.4 ns tioclkeng 64 I/O Clock Enable (Yx Clock) — 4.2 — 6.4 ns Global Reset tgr 65 Global Reset to I/O Register Latch — 13.7 — 16.4 ns Internal Timing Parameters1 Over Recommended Operating Conditions 1. Internal Timing Parameters are not tested and are for reference only. 2. Refer to the Timing Model in this data sheet for further details. |
类似零件编号 - ispGDX160V-7Q208I |
|
类似说明 - ispGDX160V-7Q208I |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |