数据搜索系统,热门电子元器件搜索 |
|
ADP7182AUJZ-1.8-R7 数据表(PDF) 6 Page - Analog Devices |
|
ADP7182AUJZ-1.8-R7 数据表(HTML) 6 Page - Analog Devices |
6 / 31 page ADP7182 Data Sheet Rev. I | Page 6 of 31 PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS ADP7182 TOP VIEW (Not to Scale) 1 GND 2 VIN 3 EN 5 VOUT 4 NC NOTES 1. NC = NO CONNECT. DO NOT CONNECT TO THIS PIN. Figure 3. 5-Lead TSOT Pin Configuration, Fixed Output Voltage ADP7182 TOP VIEW (Not to Scale) 1 GND 2 VIN 3 EN 5 VOUT 4 ADJ Figure 4. 5-Lead TSOT Pin Configuration, Adjustable Output Voltage Table 5. 5-Lead TSOT Pin Function Descriptions TSOT Pin No. Fixed Output Voltage Adjustable Output Voltage Mnemonic Description 1 1 GND Ground. 2 2 VIN Regulator Input Supply. Bypass VIN to GND with a 2.2 µF or greater capacitor. 3 3 EN Drive EN 2 V above or below ground to enable the regulator, or drive EN to ground to turn off the regulator. For automatic startup, connect EN to VIN. 4 Not applicable NC No Connect. Do not connect to this pin. Not applicable 4 ADJ Adjustable Input. An external resistor divider sets the output voltage. 5 5 VOUT Regulated Output Voltage. Bypass VOUT to GND with a 2.2 µF or greater capacitor. |
类似零件编号 - ADP7182AUJZ-1.8-R7 |
|
类似说明 - ADP7182AUJZ-1.8-R7 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |