数据搜索系统,热门电子元器件搜索
Selected language     Chinese  ▼
部分名称
         详细搜索


ADP7182ACPZ-5.0-R7 Datasheet(数据表) 4 Page - Analog Devices

部件型号  ADP7182ACPZ-5.0-R7
说明  Positive or negative enable logic
下载  31 Pages
Scroll/Zoom Zoom In 100% Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 

 
 4 page
background image
ADP7182
Data Sheet
Rev. I | Page 4 of 31
Parameter
Symbol
Test Conditions/Comments
Min
Typ
Max
Unit
POWER SUPPLY REJECTION RATIO
PSRR
1 MHz, VIN = −4.3 V, VOUT = −3 V
45
dB
1 MHz, VIN = −6 V, VOUT = −5 V
32
dB
100 kHz, VIN = −4.3 V, VOUT = −3 V
45
dB
100 kHz, VIN = −6 V, VOUT = −5 V
45
dB
10 kHz, VIN = −4.3 V, VOUT = −3 V
66
dB
10 kHz, VIN = −6 V, VOUT = −5 V
66
dB
1 MHz, VIN = −16 V, VOUT = −15 V, adjustable mode,
CNR = 100 nF, RNR = 13 kΩ, RFB1 = 13 kΩ, RFB2 = 147 kΩ
45
dB
100 kHz, VIN = −16 V, VOUT = −15 V, adjustable mode,
CNR = 100 nF, RNR = 13 kΩ, RFB1 = 13 kΩ, RFB2 = 147 kΩ
45
dB
10 kHz, VIN = −16 V, VOUT = −15 V, adjustable mode,
CNR = 100 nF, RNR = 13 kΩ, RFB1 = 13 kΩ, RFB2 = 147 kΩ
66
dB
1
Based on an endpoint calculation using −1 mA and −200 mA loads. See Figure 10 for the typical load regulation performance for loads less than 1 mA.
2
Dropout voltage is defined as the input-to-output voltage differential when the input voltage is set to the nominal output voltage. This applies only for output
voltages below −3 V.
3
Start-up time is defined as the time between the rising edge of EN to VOUT being at 90% of the nominal value.
4
Current-limit threshold is defined as the current at which the output voltage drops to 90% of the specified typical value. For example, the current limit for a −5 V
output voltage is defined as the current that causes the output voltage to drop to 90% of −5 V, or −4.5 V.
INPUT AND OUTPUT CAPACITANCE, RECOMMENDED SPECIFICATIONS
Table 2.
Parameter
Symbol
Test Conditions/Comments
Min
Typ
Max
Unit
INPUT AND OUTPUT CAPACITANCE
Minimum Capacitance1
CMIN
TA = −40°C to +125°C
1.5
2.2
µF
Capacitor Effective Series Resistance (ESR)
RESR
TA = −40°C to +125°C
0.001
0.2
1
The minimum input and output capacitance must be greater than 1.5 µF over the full range of operating conditions. The full range of operating conditions in the
application must be considered during device selection to ensure that the minimum capacitance specification is met. X7R and X5R type capacitors are recommended;
Y5V and Z5U capacitors are not recommended for use with any LDO.




HTML 页

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31 


数据表 下载




链接网址

ALLDATASHEET是否为您带来帮助?  [ DONATE ]  

关于 Alldatasheet    |   广告服务   |   联系我们   |   隐私政策   |   书签   |   链接交换   |   制造商名单
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl