数据搜索系统,热门电子元器件搜索 |
|
TDA2EGAHQABCQ1 数据表(PDF) 11 Page - Texas Instruments |
|
|
TDA2EGAHQABCQ1 数据表(HTML) 11 Page - Texas Instruments |
11 / 393 page 11 TDA2EG www.ti.com SPRS958B – MARCH 2016 – REVISED JANUARY 2017 Submit Documentation Feedback Product Folder Links: TDA2EG Terminal Configuration and Functions Copyright © 2016–2017, Texas Instruments Incorporated rstoutn signal (also mapped to the PRCM SYS_WARM_OUT_RST signal). 9. IO VOLTAGE VALUE: This column describes the IO voltage value (VDDS supply). 10. POWER: The voltage supply that powers the terminal IO buffers. 11. HYS: Indicates if the input buffer is with hysteresis: – Yes: With hysteresis – No: Without hysteresis An empty box means "Yes". NOTE For more information, see the hysteresis values in Section 5.7, Electrical Characteristics. 12. BUFFER TYPE: Drive strength of the associated output buffer. NOTE For programmable buffer strength: – The default value is given in Table 4-2. – A note describes all possible values according to the selected muxmode. 13. PULLUP / PULLDOWN TYPE: Denotes the presence of an internal pullup or pulldown resistor. Pullup and pulldown resistors can be enabled or disabled via software. 14. DSIS: The deselected input state (DSIS) indicates the state driven on the peripheral input (logic "0" or logic "1") when the peripheral pin function is not selected by any of the PINCNTLx registers. – 0: Logic 0 driven on the peripheral's input signal port. – 1: Logic 1 driven on the peripheral's input signal port. – blank: Pin state driven on the peripheral's input signal port. NOTE Configuring two pins to the same input signal is not supported as it can yield unexpected results. This can be easily prevented with the proper software configuration (Hi-Z mode is not an input signal). NOTE When a pad is set into a multiplexing mode which is not defined by pin multiplexing, that pad’s behavior is undefined. This should be avoided. NOTE Some of the EMIF1 signals have an additional state change at the release of porz. The state that the signals change to at the release of porz is as follows: drive 0 (OFF) for: ddr1_csn0, ddr1_ck, ddr1_nck, ddr1_casn, ddr1_rasn, ddr1_wen, ddr1_ba[2:0], ddr1_a[15:0]. OFF for: ddr1_ecc_d[7:0], ddr1_dqm[3:0], ddr1_dqm_ecc, ddr1_dqs[3:0], ddr1_dqsn[3:0], ddr1_dqs_ecc, ddr1_dqsn_ecc, ddr1_d[31:0]. NOTE Dual rank support is not available on this device, but signal names are retained for consistency with the TDA2xx family of devices. |
类似零件编号 - TDA2EGAHQABCQ1 |
|
类似说明 - TDA2EGAHQABCQ1 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |