数据搜索系统,热门电子元器件搜索 |
|
CDCE813QPWRQ1 数据表(PDF) 11 Page - Texas Instruments |
|
|
CDCE813QPWRQ1 数据表(HTML) 11 Page - Texas Instruments |
11 / 29 page EEPROM 1.8V LVCMOS CLK input VDD GND Input Clock Vctr VDDOUT S0 Programming and SDA/SCL Register Y2 = 3-state Y1 = 3-state Y3 = 3-state LV CMOS Pdiv1 = 1 LV CMOS Pdiv3 = 0 (disabled) Pdiv2 = 0 (disabled) PLL Bypass LV CMOS PLL 1 enabled FIN = FVCO SDA SCL LVCMOS Programming Bus ^1_ = outputs 3-State ^0_ = outputs 3-State 11 CDCE813-Q1 www.ti.com SNAS705 – JANUARY 2017 Product Folder Links: CDCE813-Q1 Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated (1) State0 and State1 are user definable in the generic configuration register and can be power down, Hi-Z state, low, or active. Table 5. Y1 Setting (1) Y1 FUNCTION 0 State 0 1 State 1 The S1/SDA and S2/SCL pins of the CDCE813-Q1 device are dual-function pins. In the default configuration, they are defined as SDA and SCL for the serial programming interface. They can be programmed as control pins (S1 and S2) by setting the appropriate bits in the EEPROM. NOTE Changes to the control register (Bit [6] of byte 02h) have no effect until they are written into the EEPROM. Once they are set as control pins, the serial programming interface is no longer available. However, if VDDOUT is forced to GND, the two control pins, S1 and S2, temporally act as serial programming pins (SDA and SCL). S0 is not a multi-use pin; it is a control pin only. 9.3.2 Default Device Configuration The internal EEPROM of the CDCE813-Q1 device is pre-configured with a factory default configuration as shown in Figure 5 (the input frequency is routed through PLL1 to the outputs as a default). This mode can be used to clean the jitter of an incoming clock signal. However the outputs are disabled by default and need to be turned on through I2C or with S0 pin. The default setting appears either after power is supplied or after a power-down – power-up sequence until it is reprogrammed by the user to a different application configuration. A new register setting is programmed through the serial I2C interface. Figure 5. Default Configuration Table 6 shows the factory default setting for the Control Terminal Register. NOTE Even though eight different register settings are possible, in the default configuration, only the first two settings (0 and 1) can be selected with S0, as S1 and S2 are configured as programming pins in default mode. |
类似零件编号 - CDCE813QPWRQ1 |
|
类似说明 - CDCE813QPWRQ1 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |