数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CDCE813QPWRQ1 数据表(PDF) 11 Page - Texas Instruments

Click here to check the latest version.
部件名 CDCE813QPWRQ1
功能描述  Programmable 1-PLL Clock Synthesizer and Jitter Cleaner With 2.5-V and 3.3-V Outputs
Download  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

CDCE813QPWRQ1 数据表(HTML) 11 Page - Texas Instruments

Back Button CDCE813QPWRQ1 Datasheet HTML 7Page - Texas Instruments CDCE813QPWRQ1 Datasheet HTML 8Page - Texas Instruments CDCE813QPWRQ1 Datasheet HTML 9Page - Texas Instruments CDCE813QPWRQ1 Datasheet HTML 10Page - Texas Instruments CDCE813QPWRQ1 Datasheet HTML 11Page - Texas Instruments CDCE813QPWRQ1 Datasheet HTML 12Page - Texas Instruments CDCE813QPWRQ1 Datasheet HTML 13Page - Texas Instruments CDCE813QPWRQ1 Datasheet HTML 14Page - Texas Instruments CDCE813QPWRQ1 Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 29 page
background image
EEPROM
1.8V LVCMOS
CLK input
VDD
GND
Input Clock
Vctr
VDDOUT
S0
Programming
and
SDA/SCL Register
Y2 = 3-state
Y1 = 3-state
Y3 = 3-state
LV
CMOS
Pdiv1 = 1
LV
CMOS
Pdiv3 = 0
(disabled)
Pdiv2 = 0
(disabled)
PLL Bypass
LV
CMOS
PLL 1 enabled
FIN = FVCO
SDA
SCL
LVCMOS
Programming Bus
^1_ = outputs 3-State
^0_ = outputs 3-State
11
CDCE813-Q1
www.ti.com
SNAS705 – JANUARY 2017
Product Folder Links: CDCE813-Q1
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
(1)
State0 and State1 are user definable in the generic configuration
register and can be power down, Hi-Z state, low, or active.
Table 5. Y1 Setting (1)
Y1
FUNCTION
0
State 0
1
State 1
The S1/SDA and S2/SCL pins of the CDCE813-Q1 device are dual-function pins. In the default configuration,
they are defined as SDA and SCL for the serial programming interface. They can be programmed as control pins
(S1 and S2) by setting the appropriate bits in the EEPROM.
NOTE
Changes to the control register (Bit [6] of byte 02h) have no effect until they are written
into the EEPROM.
Once they are set as control pins, the serial programming interface is no longer available. However, if VDDOUT is
forced to GND, the two control pins, S1 and S2, temporally act as serial programming pins (SDA and SCL).
S0 is not a multi-use pin; it is a control pin only.
9.3.2 Default Device Configuration
The internal EEPROM of the CDCE813-Q1 device is pre-configured with a factory default configuration as shown
in Figure 5 (the input frequency is routed through PLL1 to the outputs as a default). This mode can be used to
clean the jitter of an incoming clock signal. However the outputs are disabled by default and need to be turned
on through I2C or with S0 pin.
The default setting appears either after power is supplied or after a power-down – power-up sequence until it is
reprogrammed by the user to a different application configuration. A new register setting is programmed through
the serial I2C interface.
Figure 5. Default Configuration
Table 6 shows the factory default setting for the Control Terminal Register.
NOTE
Even though eight different register settings are possible, in the default configuration, only
the first two settings (0 and 1) can be selected with S0, as S1 and S2 are configured as
programming pins in default mode.


类似零件编号 - CDCE813QPWRQ1

制造商部件名数据表功能描述
logo
Texas Instruments
CDCE813QPWRQ1 TI1-CDCE813QPWRQ1 Datasheet
1Mb / 34P
[Old version datasheet]   Programmable 1-PLL Clock Synthesizer and Jitter Cle With 2.5-V and 3.3-V Outputs
More results

类似说明 - CDCE813QPWRQ1

制造商部件名数据表功能描述
logo
Texas Instruments
CDCE813-Q1_1904 TI1-CDCE813-Q1_1904 Datasheet
1Mb / 34P
[Old version datasheet]   Programmable 1-PLL Clock Synthesizer and Jitter Cle With 2.5-V and 3.3-V Outputs
CDCE913 TI-CDCE913_1 Datasheet
515Kb / 23P
[Old version datasheet]   Programmable 1-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V, and 3.3-V Outputs
CDCE913 TI-CDCE913 Datasheet
376Kb / 21P
[Old version datasheet]   Programmable 1-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V, and 3.3-V Outputs
CDCE913 TI1-CDCE913_12 Datasheet
681Kb / 26P
[Old version datasheet]   Programmable 1-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V, and 3.3-V Outputs
CDCEL913-Q1 TI1-CDCEL913-Q1 Datasheet
662Kb / 26P
[Old version datasheet]   Programmable 1-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V, and 3.3-V Outputs
CDCE913 TI-CDCE913_10 Datasheet
460Kb / 25P
[Old version datasheet]   Programmable 1-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V, and 3.3-V Outputs
CDC7005 TI-CDC7005 Datasheet
397Kb / 29P
[Old version datasheet]   3.3-V HIGH PERFORMANCE CLOCK SYNTHESIZER AND JITTER CLEANER
CDCE925 TI-CDCE925 Datasheet
485Kb / 27P
[Old version datasheet]   PROGRAMMABLE 2-PLL VCXO CLOCK SYNTHESIZER WITH 1.8-V, 2.5-V and 3.3-V LVCMOS OUTPUTS
CDCE937 TI-CDCE937_10 Datasheet
481Kb / 30P
[Old version datasheet]   Programmable 3-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V and 3.3-V LVCMOS Outputs
CDCE937-Q1 TI1-CDCE937-Q1 Datasheet
688Kb / 30P
[Old version datasheet]   PROGRAMMABLE 3-PLL VCXO CLOCK SYNTHESIZER WITH 1.8-V, 2.5-V, AND 3.3-V LVCMOS OUTPUTS
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com