数据搜索系统,热门电子元器件搜索 |
|
CS8406-DZZR 数据表(PDF) 8 Page - Cirrus Logic |
|
CS8406-DZZR 数据表(HTML) 8 Page - Cirrus Logic |
8 / 39 page 8 DS580F6 CS8406 SWITCHING CHARACTERISTICS - CONTROL PORT - I²C MODE (Inputs: Logic 0 = 0 V, Logic 1 = VL; CL = 20 pF) 13. Data must be held for sufficient time to bridge the 300 ns transition time of SCL. Parameter Symbol Min Typ Max Units SCL Clock Frequency fscl - - 100 kHz Bus Free Time Between Transmissions tbuf 4.7 - - s Start Condition Hold Time (prior to first clock pulse) thdst 4.0 - - s Clock Low Time tlow 4.7 - - s Clock High Time thigh 4.0 - - s Setup Time for Repeated Start Condition tsust 4.7 - - s SDA Hold Time from SCL Falling (Note 13) thdd 0- - s SDA Setup Time to SCL Rising tsud 250 - - ns Rise Time of Both SDA and SCL Lines tr - - 1000 ns Fall Time of Both SDA and SCL Lines tf - - 300 ns Setup Time for Stop Condition tsusp 4.7 - - s t buf t hdst t hdst t low t r t f t hdd t high t sud tsust t susp Stop Start Start Stop Repeated SDA SCL Figure 4. I²C Mode Timing |
类似零件编号 - CS8406-DZZR |
|
类似说明 - CS8406-DZZR |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |