数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DAC38RF90 数据表(PDF) 63 Page - Texas Instruments

Click here to check the latest version.
部件名 DAC38RF90
功能描述  Dual- or Single-Channel, Single-Ended or Differential-Output, 14-bit, 9-GSPS, RF-Sampling DAC with JESD204B Interface and On-Chip PLL
Download  152 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

DAC38RF90 数据表(HTML) 63 Page - Texas Instruments

Back Button DAC38RF90 Datasheet HTML 59Page - Texas Instruments DAC38RF90 Datasheet HTML 60Page - Texas Instruments DAC38RF90 Datasheet HTML 61Page - Texas Instruments DAC38RF90 Datasheet HTML 62Page - Texas Instruments DAC38RF90 Datasheet HTML 63Page - Texas Instruments DAC38RF90 Datasheet HTML 64Page - Texas Instruments DAC38RF90 Datasheet HTML 65Page - Texas Instruments DAC38RF90 Datasheet HTML 66Page - Texas Instruments DAC38RF90 Datasheet HTML 67Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 152 page
background image
output
AB
CD
AB
CD
OUTSUM
SAME
SAME
ADJ
ADJ
63
DAC38RF80, DAC38RF83, DAC38RF84
DAC38RF85, DAC38RF90, DAC38RF93
www.ti.com
SLASEA3 – DECEMBER 2016
Product Folder Links: DAC38RF80 DAC38RF83 DAC38RF84 DAC38RF85 DAC38RF90 DAC38RF93
Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
In the ATTENUTATE state the data path gain is scaled from 1.0 down to 0.0 by a programmable step amount set
by fields PAPAB_GAIN_STEP in register PAP_GAIN_AB (8.5.35) and PAPCD_GAIN_STEP in register
PAP_GAIN_CD (8.5.33). This value is always positive with the decimal place located between the MSB and
MSB-1. Unity is equal to “1000000000”. Each clock cycle (16 samples) the PAP_GAIN is stepped down by
PAPAB_GAIN_STEP and PAPCD_GAIN_STEP until the gain is 0.
After PAP_GAIN is 0, the state machine moves on to the WAIT state. Here a programmable counter counts clock
cycles to allow the condition for the pap_trig to be fixed. Fields PAPAB_WAIT in register PAP_WAIT_AB (8.5.32)
and PAPCD_WAIT in register PAP_WAIT_CD (8.5.34) are used to select the number of clock cycles (samples =
16 x PAPAB_WAIT or 16 x PAPCD_WAIT) to wait before moving to the next state. Once the WAIT counter
equals zero and pap_trig=’0’, the state machine moves on to the GAIN state. If the WAIT equals 0 but pap_trig
still equals ‘1’ then the state machine stays in the WAIT state until pap_trig =’0’.
8.3.19 Gain Block
The GAIN block also has additional output gain control through fields GAINAB in register GAINAB (8.5.35) and
GAINCD in register GAINCD (8.5.40). Similar to PAP_GAIN value, the output gain is always positive with unity
when GAINAB or GAINCD = ”010000000000”.
To reduce the power the gain block clock has been gated whenever the pap is disabled and GAINAB or GAINCD
is set to unity.
8.3.20 Output Summation
The OUTSUM block allows addition of samples from each DUC in the multi-DUC. It is also possible to add the
output samples from the adjacent multi-DUC. Field OUTSUM_SEL in register OUTSUM (8.5.22) controls the
summation for each multi-DUC. The functionality of the block can be represented by the following equation:
(7)
In order to avoid overflow, rounding operation is performed after the addition to reduce the word size back to 16-
bits. Exact number of bits rounded depends on the number of channels added. Table 39 shows the description of
round after the summation.
Table 39. OUTSUM Scaling and Rounding
# OF CHANNELS ADDED
# OF BITS ROUNDED
0
0, Use bits[15:0] from the result
1
Use bits[16:1] from the result and bit[0] used for rounding
2
Use bits[17:2] from the result and bits[1:0] used for rounding
3
Use bits[18:3] from the result and bit[2:0 used for rounding
4
Use bits[19:4] from the result and bit[3:0] used for rounding
8.3.21 Output Delay
The signal following output summation can be programmably delayed by 0-15 DACCLK cycles through field
OUTPUT_DELAY in register OUTSUM (8.5.20). The block takes 16 sample words (vec16) from both the A and B
paths and shifts the them to 32 sample long delay line.
8.3.22 Polarity Inversion
The signal following the output delay can be inverted by a 2’s complement conversion allowing the + and - DAC
outputs to be swapped by asserting field DAC_COMPLEMENT in register MULTIDUC_CFG1 (8.5.13).
8.3.23 Temperature Sensor
The DAC38RFxx incorporates a temperature sensor block which monitors the die temperature by measuring the
voltage across 2 transistors. The voltage is converted to an 8-bit digital word using a successive approximation
(SAR) analog to digital conversion process. The result is scaled, limited and formatted as a twos complement
value representing the temperature in degrees Celsius.


类似零件编号 - DAC38RF90

制造商部件名数据表功能描述
logo
Texas Instruments
DAC38RF90 TI1-DAC38RF90 Datasheet
3Mb / 155P
[Old version datasheet]   Dual- or Single-Channel, Single-Ended or Differential-Output, 14-bit, 9-GSPS, RF-Sampling DAC with JESD204B Interface and On-Chip PLL
DAC38RF90 TI1-DAC38RF90 Datasheet
3Mb / 155P
[Old version datasheet]   Dual- or Single-Channel, Single-Ended or Differential Output, 14-Bit, 9-GSPS, RF-Sampling DAC With JESD204B Interface and On-Chip PLL
DAC38RF90IAAV TI1-DAC38RF90IAAV Datasheet
3Mb / 155P
[Old version datasheet]   Dual- or Single-Channel, Single-Ended or Differential-Output, 14-bit, 9-GSPS, RF-Sampling DAC with JESD204B Interface and On-Chip PLL
DAC38RF90IAAV TI1-DAC38RF90IAAV Datasheet
3Mb / 155P
[Old version datasheet]   Dual- or Single-Channel, Single-Ended or Differential Output, 14-Bit, 9-GSPS, RF-Sampling DAC With JESD204B Interface and On-Chip PLL
DAC38RF90IAAVR TI1-DAC38RF90IAAVR Datasheet
3Mb / 155P
[Old version datasheet]   Dual- or Single-Channel, Single-Ended or Differential-Output, 14-bit, 9-GSPS, RF-Sampling DAC with JESD204B Interface and On-Chip PLL
More results

类似说明 - DAC38RF90

制造商部件名数据表功能描述
logo
Texas Instruments
DAC38RF80 TI1-DAC38RF80_17 Datasheet
3Mb / 155P
[Old version datasheet]   Dual- or Single-Channel, Single-Ended or Differential-Output, 14-bit, 9-GSPS, RF-Sampling DAC with JESD204B Interface and On-Chip PLL
DAC38RF80_017 TI1-DAC38RF80_017 Datasheet
3Mb / 155P
[Old version datasheet]   Dual- or Single-Channel, Single-Ended or Differential Output, 14-Bit, 9-GSPS, RF-Sampling DAC With JESD204B Interface and On-Chip PLL
DAC38RF86 TI1-DAC38RF86 Datasheet
2Mb / 141P
[Old version datasheet]   Dual- or Single-Channel, Single-Ended, 14-bit, 9-GSPS, RF-Sampling DAC with JESD204B Interface and On-Chip GSM PLL
DAC38RF82 TI1-DAC38RF82 Datasheet
2Mb / 139P
[Old version datasheet]   Dual-Channel, Differential-Output, 14-bit, 9-GSPS, RF-Sampling DAC with JESD204B Interface, On-Chip PLL and Wide-Band Interpolation
DAC38RF82 TI1-DAC38RF82_17 Datasheet
3Mb / 140P
[Old version datasheet]   Dual-Channel, Differential-Output, 14-Bit, 9-GSPS, RF-Sampling DAC With JESD204B Interface, On-Chip PLL and Wide-Band Interpolation
AFE7422 TI1-AFE7422 Datasheet
78Kb / 4P
[Old version datasheet]   Dual-Channel, RF-Sampling AFE With 14-Bit, 9-GSPS DACs and 14-Bit, 3-GSPS ADCs
AFE7422 TI1-AFE7422_V01 Datasheet
362Kb / 8P
[Old version datasheet]   AFE7422 Dual-channel, RF-sampling AFE with 14-bit, 9-GSPS DACs and 14-bit, 3-GSPS ADCs
AFE7444 TI1-AFE7444 Datasheet
79Kb / 4P
[Old version datasheet]   Quad-Channel, RF-Sampling AFE With 14-Bit, 9-GSPS DACs and 14-Bit, 3-GSPS ADCs
ADC12DJ5200RF TI1-ADC12DJ5200RF Datasheet
1Mb / 144P
[Old version datasheet]   10.4-GSPS Single-Channel or 5.2-GSPS Dual-Channel, 12-bit, RF-Sampling Analog-to-Digital Converter (ADC)
ADC12DJ3200QML-SP TI1-ADC12DJ3200QML-SP Datasheet
1Mb / 134P
[Old version datasheet]   6.4-GSPS, Single-Channel or 3.2-GSPS, Dual-Channel, 12-Bit, RF-Sampling Analog-to-Digital Converter (ADC)
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com