数据搜索系统,热门电子元器件搜索 |
|
MC14536B 数据表(PDF) 9 Page - ON Semiconductor |
|
MC14536B 数据表(HTML) 9 Page - ON Semiconductor |
9 / 15 page MC14536B http://onsemi.com 9 NOTE: When power is first applied to the device, DECODE OUT can be either at a high or low state. On the rising edge of a SET pulse the output goes high if initially at a low state. The output remains high if initially at a high state. Because CLOCK INH is held high, the clock source on the input pin has no effect on the output. Once CLOCK INH is taken low, the output goes low on the first negative clock transition. The output returns high depending on the 8−BYPASS, A, B, C, and D inputs, and the clock input period. A 2n frequency division (where n = the number of stages selected from the truth table) is obtainable at DECODE OUT. A 20–divided output of IN1 can be obtained at OUT1 and OUT2. Figure 10. Time Interval Configuration Using an External Clock, Set, and Clock Inhibit Functions (Divide−by−2 Configured) PULSE GEN. PULSE GEN. CLOCK 8-BYPASS A B C D RESET OSC INH MONO-IN SET CLOCK INH IN1 VSS DECODE OUT OUT 2 OUT 1 8 16 +V 6 9 10 11 12 2 14 15 1 7 313 5 4 DECODE OUT CLOCK INH SET IN1 POWERUP VDD |
类似零件编号 - MC14536B_14 |
|
类似说明 - MC14536B_14 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |