数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MC100LVEP14DTR2G 数据表(PDF) 1 Page - ON Semiconductor

部件名 MC100LVEP14DTR2G
功能描述  2.5V / 3.3V 1:5 Differential ECL/PECL/HSTL Clock Driver
Download  7 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ONSEMI [ON Semiconductor]
网页  http://www.onsemi.com
标志 ONSEMI - ON Semiconductor

MC100LVEP14DTR2G 数据表(HTML) 1 Page - ON Semiconductor

  MC100LVEP14DTR2G Datasheet HTML 1Page - ON Semiconductor MC100LVEP14DTR2G Datasheet HTML 2Page - ON Semiconductor MC100LVEP14DTR2G Datasheet HTML 3Page - ON Semiconductor MC100LVEP14DTR2G Datasheet HTML 4Page - ON Semiconductor MC100LVEP14DTR2G Datasheet HTML 5Page - ON Semiconductor MC100LVEP14DTR2G Datasheet HTML 6Page - ON Semiconductor MC100LVEP14DTR2G Datasheet HTML 7Page - ON Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 1 / 7 page
background image
© Semiconductor Components Industries, LLC, 2014
April, 2014 − Rev. 14
1
Publication Order Number:
MC100LVEP14/D
MC100LVEP14
2.5V / 3.3V 1:5 Differential
ECL/PECL/HSTL Clock Driver
Description
The MC100LVEP14 is a low skew 1−to−5 differential driver, designed
with clock distribution in mind, accepting two clock sources into an input
multiplexer. The ECL/PECL input signals can be either differential or
single−ended (if the VBB output is used). HSTL inputs can be used when
the LVEP14 is operating under PECL conditions.
The LVEP14 specifically guarantees low output−to−output skew.
Optimal design, layout, and processing minimize skew within a device and
from device to device.
To ensure that the tight skew specification is realized, both sides of
any differential output need to be terminated identically into 50
W
even if only one output is being used. If an output pair is unused, both
outputs may be left open (unterminated) without affecting skew.
The common enable (EN) is synchronous, outputs are enabled/
disabled in the LOW state. This avoids a runt clock pulse when the
device is enabled/disabled as can happen with an asynchronous
control. The internal flip flop is clocked on the falling edge of the input
clock; therefore, all associated specification limits are referenced to
the negative edge of the clock input.
The MC100LVEP14, as with most other ECL devices, can be
operated from a positive VCC supply in PECL mode. This allows the
LVEP14 to be used for high performance clock distribution in +3.3 V
or +2.5 V systems. Single−ended CLK input pin operation is limited to
a VCC
≥ 3.0 V in PECL mode, or VEE ≤ −3.0 V in NECL mode.
Designers can take advantage of the LVEP14’s performance to
distribute low skew clocks across the backplane or the board.
Features
100 ps Device−to−Device Skew
25 ps Within Device Skew
400 ps Typical Propagation Delay
Maximum Frequency > 2 GHz Typical
The 100 Series Contains Temperature Compensation
PECL and HSTL Mode:
VCC = 2.375 V to 3.8 V with VEE = 0 V
NECL Mode:
VCC = 0 V with VEE = −2.375 V to −3.8 V
LVDS Input Compatible
Open Input Default State
These Devices are Pb−Free and are RoHS Compliant
TSSOP−20
DT SUFFIX
CASE 948E
MARKING DIAGRAM*
A
= Assembly Location
L
= Wafer Lot
Y
= Year
W
= Work Week
G
= Pb−Free Package
100
VP14
ALYW
G
1
20
*For additional marking information, refer to
Application Note AND8002/D.
See detailed ordering and shipping information in the package
dimensions section on page 6 of this data sheet.
ORDERING INFORMATION
http://onsemi.com
G
(Note: Microdot may be in either location)


类似零件编号 - MC100LVEP14DTR2G

制造商部件名数据表功能描述
logo
ON Semiconductor
MC100LVEP14DTR2G ONSEMI-MC100LVEP14DTR2G Datasheet
137Kb / 9P
   2.5V / 3.3V 1:5 Differential ECL/PECL/HSTL Clock Driver
November, 2006 ??Rev. 11
More results

类似说明 - MC100LVEP14DTR2G

制造商部件名数据表功能描述
logo
ON Semiconductor
MC100LVEP14 ONSEMI-MC100LVEP14_06 Datasheet
137Kb / 9P
   2.5V / 3.3V 1:5 Differential ECL/PECL/HSTL Clock Driver
November, 2006 ??Rev. 11
MC100LVEP210 ONSEMI-MC100LVEP210_06 Datasheet
159Kb / 9P
   2.5V / 3.3V 1:5 Dual Differential ECL/PECL/HSTL Clock Driver
June, 2006 ??Rev. 12
MC100LVEP210 ONSEMI-MC100LVEP210_14 Datasheet
109Kb / 9P
   2.5V / 3.3V 1:5 Dual Differential ECL/PECL/HSTL Clock Driver
May, 2014 ??Rev. 15
NB100LVEP221 ONSEMI-NB100LVEP221_06 Datasheet
165Kb / 11P
   2.5V/3.3V 1:20 Differential HSTL/ECL/PECL Clock Driver
November, 2006 ??Rev. 7
NB100LVEP221 ONSEMI-NB100LVEP221 Datasheet
94Kb / 10P
   2.5V/3.3V 1:20 Differential HSTL/ECL/PECL Clock Driver
January, 2003 - Rev. 4
MC100LVEP111 ONSEMI-MC100LVEP111_06 Datasheet
155Kb / 10P
   2.5V / 3.3V 1:10 Differential ECL/PECL/HSTL Clock Driver
November, 2006 ??Rev. 13
MC100EP14 ONSEMI-MC100EP14 Datasheet
66Kb / 8P
   3.3V / 5V 1:5 Differential ECL/PECL/HSTL Clock Driver
June, 2004 ??Rev. 3
MC100LVEP111 ONSEMI-MC100LVEP111_15 Datasheet
179Kb / 14P
   2.5V / 3.3V 2:1:10 Differential ECL/PECL/HSTL Clock Driver
August, 2015 ??Rev. 23
MC100EP14 ONSEMI-MC100EP14_14 Datasheet
91Kb / 8P
   3.3V / 5V 1:5 Differential ECL/PECL/HSTL Clock Driver
April, 2014 ??Rev. 7
MC100EP14 ONSEMI-MC100EP14_06 Datasheet
132Kb / 9P
   3.3V / 5V 1:5 Differential ECL/PECL/HSTL Clock Driver
November, 2006 ??Rev. 5
More results


Html Pages

1 2 3 4 5 6 7


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com