数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MC100EP139DWR2G 数据表(PDF) 1 Page - ON Semiconductor

部件名 MC100EP139DWR2G
功能描述  Clock Generation Chip
Download  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ONSEMI [ON Semiconductor]
网页  http://www.onsemi.com
标志 ONSEMI - ON Semiconductor

MC100EP139DWR2G 数据表(HTML) 1 Page - ON Semiconductor

  MC100EP139DWR2G Datasheet HTML 1Page - ON Semiconductor MC100EP139DWR2G Datasheet HTML 2Page - ON Semiconductor MC100EP139DWR2G Datasheet HTML 3Page - ON Semiconductor MC100EP139DWR2G Datasheet HTML 4Page - ON Semiconductor MC100EP139DWR2G Datasheet HTML 5Page - ON Semiconductor MC100EP139DWR2G Datasheet HTML 6Page - ON Semiconductor MC100EP139DWR2G Datasheet HTML 7Page - ON Semiconductor MC100EP139DWR2G Datasheet HTML 8Page - ON Semiconductor MC100EP139DWR2G Datasheet HTML 9Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 14 page
background image
© Semiconductor Components Industries, LLC, 2016
August, 2016 − Rev. 14
1
Publication Order Number:
MC10EP139/D
MC10EP139, MC100EP139
3.3V / 5V ECL ÷2/4, ÷4/5/6
Clock Generation Chip
Description
The MC10/100EP139 is a low skew
÷2/4, ÷4/5/6 clock generation chip
designed explicitly for low skew clock generation applications. The
internal dividers are synchronous to each other, therefore, the common
output edges are all precisely aligned.
The common enable (EN) is synchronous so that the internal dividers
will only be enabled/disabled when the internal clock is already in the
LOW state. This avoids any chance of generating a runt clock pulse on
the internal clock when the device is enabled/disabled as can happen with
an asynchronous control. The internal enable flip-flop is clocked on the
falling edge of the input clock, therefore, all associated specification
limits are referenced to the negative edge of the clock input.
Upon start-up, the internal flip-flops will attain a random state;
therefore the master reset (MR) input may require assertion to ensure
system synchronization. Internal divider design ensures synchronization
between the
÷2/4 and the ÷4/5/6 outputs within a device. All VCC and
VEE pins must be externally connected to power supply to guarantee
proper operation.
The VBB Pin, an internally generated voltage supply, is available to this
device only. For Single-Ended input conditions, the unused differential
input is connected to VBB as a switching reference voltage. VBB may also
rebias AC coupled inputs. When used, decouple VBB and VCC via a
0.01
mF capacitor and limit current sourcing or sinking to 0.5 mA. When
not used, VBB should be left open.
The 100 Series contains temperature compensation.
Features
Maximum Frequency = > 1.0 GHz Typical
50 ps Output-to-Output Skew
PECL Mode Operating Range:
VCC = 3.0 V to 5.5 V with VEE = 0 V
NECL Mode Operating Range:
VCC = 0 V with VEE = −3.0 V to −5.5 V
Open Input Default State
Safety Clamp on Inputs
Synchronous Enable/Disable
Master Reset for Synchronization of Multiple Chips
VBB Output
These Devices are Pb-Free, Halogen Free and are RoHS Compliant
XXXX
EP139
ALYWG
G
HEP or KEP
139
ALYWG
G
MARKING DIAGRAMS*
HEP
= MC10EP
KEP
= MC100EP
XXX
= 10 or 100
A
= Assembly Location
L,WL
= Wafer Lot
Y, YY
= Year
W, WW = Work Week
G or G = Pb-Free Package
*For additional marking information, refer to
Application Note AND8002/D.
TSSOP−20 WB
DT SUFFIX
CASE 948E
SOIC−20 WB
DW SUFFIX
CASE 751D
1
www.onsemi.com
See detailed ordering and shipping information in the package
dimensions section on page 11 of this data sheet.
ORDERING INFORMATION
20
1
MCXXXEP139
AWLYYWWG
1
20
QFN−20
MN SUFFIX
CASE 485E
1
(Note: Microdot may be in either location)
TSSOP−20 WB
SOIC−20 WB
QFN−20


类似零件编号 - MC100EP139DWR2G

制造商部件名数据表功能描述
logo
ON Semiconductor
MC100EP139DWR2G ONSEMI-MC100EP139DWR2G Datasheet
192Kb / 14P
   3.3V / 5V ECL 첨2/4, 첨4/5/6 Clock Generation Chip
December, 2006 ??Rev. 7
More results

类似说明 - MC100EP139DWR2G

制造商部件名数据表功能描述
logo
ON Semiconductor
MC10EL34 ONSEMI-MC10EL34_16 Datasheet
173Kb / 9P
   Clock Generation Chip
July, 2016 ??Rev. 11
MC100LVEL34 ONSEMI-MC100LVEL34_14 Datasheet
99Kb / 9P
   3.3V ECL Clock Generation Chip
April, 2014 ??Rev. 4
MC100LVEL38 ONSEMI-MC100LVEL38_16 Datasheet
242Kb / 7P
   3.3V ECL Clock Generation Chip
July, 2016 ??Rev. 11
MC100LVEL39 ONSEMI-MC100LVEL39_16 Datasheet
160Kb / 6P
   3.3V ECL Clock Generation Chip
July, 2016 ??Rev. 11
MC10EL34 ONSEMI-MC10EL34 Datasheet
94Kb / 3P
   첨2,첨4,첨8 Clock Generation Chip
1996 REV 2
MC100LVEL38 ONSEMI-MC100LVEL38 Datasheet
128Kb / 5P
   첨2, 첨4/6 Clock Generation Chip
1996 REV 1
MC100EL38 ONSEMI-MC100EL38 Datasheet
160Kb / 6P
   5V ECL Clock Generation Chip
July, 2016 ??Rev. 9
MC100EL39 ONSEMI-MC100EL39_16 Datasheet
159Kb / 7P
   5 V ECL Clock Generation Chip
July, 2016 ??Rev. 8
MC100LVEP34 ONSEMI-MC100LVEP34_14 Datasheet
106Kb / 11P
   2.5V / 3.3V ECL Clock Generation Chip
April, 2014 ??Rev. 11
logo
Motorola, Inc
MC100LVEL39 MOTOROLA-MC100LVEL39 Datasheet
127Kb / 4P
   첨2/4,첨4/6 Clock Generation Chip
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com