数据搜索系统,热门电子元器件搜索 |
|
LF13201 数据表(PDF) 3 Page - National Semiconductor (TI) |
|
|
LF13201 数据表(HTML) 3 Page - National Semiconductor (TI) |
3 / 18 page Electrical Characteristics (Note 4) (Continued) Note 4: Unless otherwise specified, VCC=+15V, VEE=−15V, VR=0V, and limits apply for −55˚C≤TA≤+125˚C for the LF11331/2/3 and the LF11201/2, −25˚C ≤TA≤+85˚C for the LF13331/2/3 and the LF13201/2. Note 5: These parameters are limited by the pin to pin capacitance of the package. Note 6: This is the analog signal slew rate above which the signal is distorted as a result of finite internal slew rates. Note 7: All switches in the device are turned “OFF” by saturating a transistor at the disable node as shown in Figure 5. The delay time will be approximately equal to the tON or tOFF plus the delay introduced by the external transistor. Note 8: This graph indicates the analog current at which 1% of the analog current is lost when the drain is positive with respect to the source. Note 9: θJA (Typical) Thermal Resistance Molded DIP (N) 85˚C/W Cavity DIP (D) 100˚C/W Small Outline (M) 105˚C/W Connection Diagrams (Top View for SO and Dual-In-Line Packages) (All Switches Shown are For Logical “0”) LF11331/LF13331 DS005667-1 LF11332/LF13332 DS005667-13 LF11333/LF13333 DS005667-14 LF11201/LF13201 DS005667-15 www.national.com 3 |
类似零件编号 - LF13201 |
|
类似说明 - LF13201 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |