数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MAX5590 数据表(PDF) 28 Page - Maxim Integrated Products

部件名 MAX5590
功能描述  Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs
Download  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MAXIM [Maxim Integrated Products]
网页  https://www.maximintegrated.com/en.html
标志 MAXIM - Maxim Integrated Products

MAX5590 数据表(HTML) 28 Page - Maxim Integrated Products

Back Button MAX5590 Datasheet HTML 24Page - Maxim Integrated Products MAX5590 Datasheet HTML 25Page - Maxim Integrated Products MAX5590 Datasheet HTML 26Page - Maxim Integrated Products MAX5590 Datasheet HTML 27Page - Maxim Integrated Products MAX5590 Datasheet HTML 28Page - Maxim Integrated Products MAX5590 Datasheet HTML 29Page - Maxim Integrated Products MAX5590 Datasheet HTML 30Page - Maxim Integrated Products MAX5590 Datasheet HTML 31Page - Maxim Integrated Products MAX5590 Datasheet HTML 32Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 33 page
background image
Buffered, Fast-Settling, Octal, 12/10/8-Bit,
Voltage-Output DACs
28
______________________________________________________________________________________
SET, MID, CLR
The SET, MID, and CLR signals force the DAC outputs
to full scale, midscale, or zero scale (Figure 5). These
signals cannot be active at the same time.
The active-low SET input forces the DAC outputs to full
scale when SET is low. When SET is high, the DAC out-
puts follow the data in the DAC registers.
The active-low MID input forces the DAC outputs to
midscale when MID is low. When MID is high, the DAC
outputs follow the data in the DAC registers.
The active-low CLR input forces the DAC outputs to
zero scale when CLR is low. When CLR is high, the
DAC outputs follow the data in the DAC registers.
If CLR, MID, or SET signals go low during a write com-
mand, reload the data to ensure accurate results.
Power-Down Lockout (
PDL)
The PDL active-low, software-shutdown lockout input
overrides (not overwrites) the PD_0 and PD_1 shutdown-
mode bits. PDL cannot be active at the same time as
SHDN1K or SHDN100K (see the Shutdown Mode
(SHDN1K, SHDN100K) section).
If the PD_0 and PD_1 bits command the DAC to
shut down prior to PDL going low, the DAC returns to
shutdown mode immediately after PDL goes high,
unless the PD_0 and PD_1 bits were modified through
the serial interface in the meantime.
Shutdown Mode (
S
SH
HD
DN
N1
1K
K, S
SH
HD
DN
N1
10
00
0K
K)
The SHDN1K and SHDN100K are active-low signals
that override (not overwrite) the PD_1 and PD_0 bit set-
tings. For the MAX5590/MAX5592/MAX5594, drive
SHDN1K low to select shutdown mode with OUTA–
OUTH internally terminated with 1k
Ω to ground, or drive
SHDN100K low to select shutdown with an internal
100k
Ω termination. For the MAX5591/MAX5593/
MAX5595, drive SHDN1K low for shutdown with 1k
output termination, or drive SHDN100K low for shut-
down with high-impedance outputs.
For proper shutdown, first select a shutdown mode
(Table 8), then use the shutdown-control bits as listed
in Table 2b.
Data Output (DOUTRB, DOUTDC0, DOUTDC1)
UPIO1 and UPIO2 can be configured as serial data out-
puts, DOUTRB (data out for read back), DOUTDC0
(data out for daisy-chaining, mode 0), and DOUTDC1
(data out for daisy-chaining, mode 1). The differences
between DOUTRB and DOUTDC0 (or DOUTDC1) are
as follows:
The source of read-back data on DOUTRB is the
DOUT register. Daisy-chain DOUTDC_ data comes
directly from the shift register.
Read-back data on DOUTRB is only present after a
DAC read command. Daisy-chain data is present on
DOUTDC_ for any DAC write after the first 16 bits
are written.
The DOUTRB idle state (CS = high) for read back is
high impedance. Daisy-chain DOUTDC_ idles high
when inactive to avoid floating the data input in the
next device in the daisy-chain.
See Figures 1 and 2 for timing details.
tGP
tLDS
END OF
CYCLE*
GPO_
LDAC
* END-OF-CYCLE REPRESENTS THE RISING EDGE OF CS OR THE 16TH
ACTIVE CLOCK EDGE, DEPENDING ON THE MODE OF OPERATION.
tCMS
tLDL
tS
±0.5 LSB
TOGG
VOUT_
LDAC
PDL
CLR,
MID, OR
SET
PDL AFFECTS DAC OUPTUTS (VOUT_) ONLY IF DACS WERE PREVIOUSLY SHUT DOWN.
Figure 5. Asynchronous Signal Timing
Figure 6. GPO_ and LDAC Signal Timing


类似零件编号 - MAX5590

制造商部件名数据表功能描述
logo
Maxim Integrated Produc...
MAX5590 MAXIM-MAX5590 Datasheet
886Kb / 33P
   Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs
Rev 1; 11/04
MAX5590AEUG MAXIM-MAX5590AEUG Datasheet
886Kb / 33P
   Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs
Rev 1; 11/04
MAX5590BEUG MAXIM-MAX5590BEUG Datasheet
886Kb / 33P
   Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs
Rev 1; 11/04
MAX5590 MAXIM-MAX5590_04 Datasheet
886Kb / 33P
   Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs
Rev 1; 11/04
More results

类似说明 - MAX5590

制造商部件名数据表功能描述
logo
Maxim Integrated Produc...
MAX5590 MAXIM-MAX5590_04 Datasheet
886Kb / 33P
   Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs
Rev 1; 11/04
MAX5580 MAXIM-MAX5580 Datasheet
1Mb / 34P
   Buffered, Fast-Settling, Quad, 12-/10-/8-Bit, Voltage-Output DACs
Rev 1; 5/04
MAX5580 MAXIM-MAX5580_07 Datasheet
1,001Kb / 36P
   Buffered, Fast-Settling, Quad, 12-/10-/8-Bit, Voltage-Output DACs
Rev 3; 7/07
MAX5294 MAXIM-MAX5294 Datasheet
941Kb / 33P
   Buffered, Fast-Settling, Dual, 12-/10-/8-Bit, Voltage-Output DACs
Rev 0; 11/03
MAX5290 MAXIM-MAX5290_07 Datasheet
846Kb / 35P
   Buffered, Fast-Settling, Dual, 12-/10-/8-Bit, Voltage-Output DACs
Rev 3; 7/07
logo
IC MICROSYSTEMS
ICM7362 ICMIC-ICM7362 Datasheet
136Kb / 9P
   DUAL 12/10/8-BIT VOLTAGE-OUTPUT DACS
ICM7361 ICMIC-ICM7361 Datasheet
167Kb / 9P
   SINGLE 12/10/8-BIT VOLTAGE-OUTPUT DACS
ICM7363 ICMIC-ICM7363 Datasheet
132Kb / 10P
   QUAD 12/10/8-BIT VOLTAGE-OUTPUT DACS
logo
Analog Devices
LTC2636 AD-LTC2636 Datasheet
400Kb / 24P
   Octal 12-/10-/8-Bit SPI VOUT DACs
AD5301 AD-AD5301_16 Datasheet
433Kb / 24P
   2-Wire Interface, Voltage-Output 8-/10-/12-Bit DACs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com