Si5341C-D-GM datasheet(10/53 Pages) SILABS

部件名	Si5341C-D-GM

功能描述	Low-Jitter, 10 or 4-Output, Any-Frequency, Any-Output Clock Generator

Download	53 Pages

Scroll/Zoom	100%

制造商	SILABS [Silicon Laboratories]

网页	http://www.silabs.com

标志

10 / 53 page

3.5.4 LVCMOS Output Terminations

LVCMOS outputs are typically dc-coupled, as shown in the figure below.

3.3V , 2.5V , 1.8 V

LVCMOS

VDDO =3.3V , 2.5V , 1.8V

50

Rs

50

Rs

DC Coupled LVCMOS

OUTx

OUTxb

Figure 3.6. LVCMOS Output Terminations

3.5.5 LVCMOS Output Impedance and Drive Strength Selection

Each LVCMOS driver has a configurable output impedance. It is highly recommended that the minimum output impedance (strongest

drive setting) is selected and a suitable series resistor (Rs) is chosen to match the trace impedance.

Table 3.2. Nominal Output Impedance vs. OUTx_CMOS_DRV (register)

VDDO

CMOS_DRIVE_Selection

OUTx_CMOS_DRV=1

OUTx_CMOS_DRV=2

OUTx_CMOS_DRV=3

3.3 V

38 Ω

30 Ω

22 Ω

2.5 V

43 Ω

35 Ω

24 Ω

1.8 V

—

46 Ω

31 Ω

Note: Refer to the Si5340/41 Family Reference Manual for more information on register settings.

3.5.6 LVCMOS Output Signal Swing

The signal swing (VOL/VOH) of the LVCMOS output drivers is set by the voltage on the VDDO pins. Each output driver has its own

VDDO pin allowing a unique output voltage swing for each of the LVCMOS drivers.

3.5.7 LVCMOS Output Polarity

When a driver is configured as an LVCMOS output it generates a clock signal on both pins (OUTx and OUTxb). By default the clock on

the OUTxb pin is generated with complementary polarity with the clock on the OUTx pin. The LVCMOS OUTx and OUTxb outputs can

also be generated in phase.

3.5.8 Output Enable/Disable

The OEb pin provides a convenient method of disabling or enabling the output drivers. When the OEb pin is held high all outputs will be

disabled. When held low, the outputs will be enabled. Outputs in the enabled state can be individually disabled through register control.

3.5.9 Output Driver State When Disabled

The disabled state of an output driver is configurable as: disable low or disable high.

Si5341/40 Rev D Data Sheet

Functional Description

silabs.com | Smart. Connected. Energy-friendly.

Rev. 1.0 | 9

类似零件编号 - Si5341C-D-GM

制造商	部件名	数据表	功能描述
Skyworks Solutions Inc.	SI5341C-D-GM	1Mb / 49P	Low-Jitter, 10 or 4-Output, Any-Frequency, Any-Output Clock Generator Rev. 1.1

More results

类似说明 - Si5341C-D-GM

制造商	部件名	数据表	功能描述
Skyworks Solutions Inc.	SI5341	1Mb / 49P	Low-Jitter, 10 or 4-Output, Any-Frequency, Any-Output Clock Generator Rev. 1.1
Silicon Laboratories	SI5341	2Mb / 56P	LOW-JITTER, 10-OUTPUT, ANY-FREQUENCY, ANY-OUTPUT CLOCK GENERATOR
Skyworks Solutions Inc.	SI5391	1Mb / 45P	Ultra Low-Jitter, 12-Output, Any-Frequency, Any-Output Clock Generator Rev. 0.7
Silicon Laboratories	SI5345	1Mb / 60P	10-Channel, Any-Frequency, Any-Output Jitter Attenuator/ Clock Multiplier
Silicon Laboratories	SI5345	1Mb / 62P	10-CHANNEL, ANY-FREQUENCY, ANY-OUTPUT JITTER ATTENUATOR/CLOCK MULTIPLIER
Skyworks Solutions Inc.	SI5345	976Kb / 58P	10-Channel, Any-Frequency, Any-Output Jitter Attenuator/ Clock Multiplier Rev. 1.2
	SI5357	1Mb / 27P	12-Output Any-Frequency Clock Generator Rev. 1.0
	SI5334	1Mb / 37P	PIN-CONTROLLED ANY-FREQUENCY, ANY-OUTPUT QUAD CLOCK GENERATOR Rev. 1.3
Silicon Laboratories	SI5338	1Mb / 46P	I2C-PROGRAMMABLE ANY-FREQUENCY, ANY-OUTPUT QUAD CLOCK GENERATOR
Silicon Laboratories	SI5338	715Kb / 170P	I2C-PROGRAMMABLE ANY-FREQUENCY, ANY-OUTPUT QUAD CLOCK GENERATOR