数据搜索系统,热门电子元器件搜索
  Chinese▼

Delete All
ON OFF
ALLDATASHEETCN.COM

X  

预览 PDF Download HTML

DSC2311KM2R0001T Datasheet(数据表) 2 Page - Micrel Semiconductor

部件型号  DSC2311KM2R0001T
说明  Crystal-less™ Configurable Two Output Clock Generator
下载  5 Pages
Scroll/Zoom Zoom In 100% Zoom Out
制造商  MICREL [Micrel Semiconductor]
网页  http://www.micrel.com
标志 

DSC2311KM2R0001T Datasheet(HTML) 2 Page - Micrel Semiconductor

   
Zoom Inzoom in Zoom Outzoom out
 2 page
background image
______________________________________________________________________________________________________________________________________________
DSC2311
Page 2
MK-QB-P-D-130103-04
DSC2311
Crystal-less™ Configurable Two Output Clock Generator
Specifications (Unless specified otherwise: T=25° C, VDD =3.3V)
Notes:
1.
Pin 4 VDD should be filtered with 0.01uf capacitor.
2.
Output is enabled if Enable pad is floated or not connected. Operating current = Discabled Current + ΔIDD from Fout1 + ΔIDD from Fout2. See Current Consumption
graph on next page.
3.
tsu is time to 100PPM stable output frequency after VDD is applied and outputs are enabled.
4.
Output Waveform and Test Circuit figures below define the parameters.
5.
Period Jitter includes crosstalk from adjacent output.
6.
For other ppm stabilities, contact the factory at sales@discera.com
Absolute Maximum Ratings
Item
Min
Max
Unit
Condition
Supply Voltage
-0.3
+4.0
V
Input Voltage
-0.3
VDD+0.3
V
Junction Temp
-
+150
°C
Storage Temp
-55
+150
°C
Soldering Temp
-
+260
°C
40sec max.
ESD
HBM
MM
CDM
-
4000
400
1500
V
Parameter
Condition
Min.
Typ.
Max.
Unit
Supply Voltage1
VDD
2.25
3.6
V
Supply Current2
IDD
EN pin low – outputs are disabled
21
23
mA
Frequency Stability6
Δf
Includes frequency variations due
to initial tolerance, temp. and
power supply voltage
±25
±50
ppm
Aging
Δf
1 year @25°C
±5
ppm
Startup Time3
tSU
T=25°C
5
ms
Input Logic Levels
Input logic high
Input logic low
VIH
VIL
0.75xVDD
-
-
0.25xVDD
V
Output Disable Time4
tDA
5
ns
Output Enable Time
tEN
20
ns
Pull-Up Resistor2
Pull-up exists on all digital IO
40
Output Logic Levels
Output logic high
Output logic low
VOH
VOL
I=±6mA
0.9xVDD
-
-
0.1xVDD
V
Output Transition time4
Rise Time
Fall Time
tR
tF
20% to 80%
CL=15pf
1.1
1.4
2
2
ns
Frequency
f0
Commercial/Industrial temp range
Automotive temp range
2.3
170
100
MHz
Output Duty Cycle
SYM
45
55
%
Period Jitter5
JPER
FO1=FO2=25 MHz
3
psRMS
Integrated Phase Noise
JCC
200kHz to 20MHz @ 25 MHz
100kHz to 20MHz @ 25 MHz
12kHz to 20MHz @ 25 MHz
0.3
0.38
1.7
2
psRMS




HTML 页

1  2  3  4  5 


数据表 下载




链接网址


Privacy Policy
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ]  

关于 Alldatasheet    |   广告服务   |   联系我们   |   隐私政策   |   书签   |   链接交换   |   制造商名单
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl