数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SN74ABT3611-15PCB 数据表(PDF) 9 Page - Texas Instruments

部件名 SN74ABT3611-15PCB
功能描述  CLOCKED FIRST-IN, FIRST-OUT MEMORY
Download  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

SN74ABT3611-15PCB 数据表(HTML) 9 Page - Texas Instruments

Back Button SN74ABT3611-15PCB Datasheet HTML 5Page - Texas Instruments SN74ABT3611-15PCB Datasheet HTML 6Page - Texas Instruments SN74ABT3611-15PCB Datasheet HTML 7Page - Texas Instruments SN74ABT3611-15PCB Datasheet HTML 8Page - Texas Instruments SN74ABT3611-15PCB Datasheet HTML 9Page - Texas Instruments SN74ABT3611-15PCB Datasheet HTML 10Page - Texas Instruments SN74ABT3611-15PCB Datasheet HTML 11Page - Texas Instruments SN74ABT3611-15PCB Datasheet HTML 12Page - Texas Instruments SN74ABT3611-15PCB Datasheet HTML 13Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 29 page
background image
SN74ABT3611
64
× 36
CLOCKED FIRST-IN, FIRST-OUT MEMORY
SCBS127E – JULY 1992 – REVISED APRIL 1998
9
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
almost-empty flag (AE)
The FIFO almost-empty flag is synchronized to the port clock that reads data from its array (CLKB). The
almost-empty state is defined by the value of the almost-full and almost-empty offset register (X). This register
is loaded with one of four preset values during a device reset (see
reset). AE is low when the FIFO contains
X or fewer words in memory and is high when the FIFO contains (X + 1) or more words.
Two low-to-high transitions on the port-B clock (CLKB) are required after a FIFO write for the almost-empty flag
to reflect the new level of fill. The almost-empty flag (AE) of a FIFO containing (X + 1) or more words remains
low if two CLKB cycles have not elapsed since the write that filled the memory to the (X + 1) level. AE is set high
by the second CLKB low-to-high transition after the FIFO write that fills memory to the (X + 1) level. A low-to-high
transition on CLKB begins the first synchronization cycle if it occurs at time tsk2, or greater, after the write that
fills the FIFO to (X + 1) words. Otherwise, the subsequent CLKB cycle can be the first synchronization cycle
(see Figure 6).
almost-full flag (AF)
The FIFO almost-full flag is synchronized to the port clock that writes data to its array (CLKA). The almost-full
state is defined by the value of the almost-full and almost-empty offset register (X). This register is loaded with
one of four preset values during a device reset (see
reset). AF is low when the FIFO contains (64 – X) or more
words in memory and is high when the FIFO contains [64 – (X + 1)] or fewer words.
Two low-to-high transitions on the port-A clock (CLKA) are required after a FIFO read for AF to reflect the new
level of fill. The almost-full flag of a FIFO containing [64 – (X + 1)] or fewer words remains low if two CLKA cycles
have not elapsed since the read that reduced the number of words in memory to [64 – (X + 1)]. AF is set high
by the second CLKA low-to-high transition after the FIFO read that reduces the number of words in memory
to [64 – (X + 1)]. A low-to-high transition on CLKA begins the first synchronization cycle if it occurs at time tsk2,
or greater, after the read that reduces the number of words in memory to [64 – (X + 1)]. Otherwise, the
subsequent CLKA cycle can be the first synchronization cycle (see Figure 7).
mailbox registers
Two 36-bit bypass registers are on the SN74ABT3611 to pass command and control information between port
A and port B. The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a
port-data-transfer operation. A low-to-high transition on CLKA writes A0 – A35 data to the mail1 register when
a port-A write is selected by(CSA, W/RA, and ENA) with MBA high. A low-to-high transition on CLKB writes
B0 – B35 data to the mail2 register when a port-B write is selected by (CSB, W/RB, and ENB) with MBB high.
Writing data to a mail register sets its corresponding flag (MBF1 or MBF2) low. Attempted writes to a mail register
are ignored while its mail flag is low.
When the port-B data (B0 – B35) outputs are active, the data on the bus comes from the FIFO output register
when MBB is low and from the mail1 register when MBB is high. Mail2 data is always present on A0 – A35 outputs
when they are active. The mail1 register flag (MBF1) is set high by a low-to-high transition on CLKB when a
port-B read is selected by CSB, W/RB, and ENB with MBB high. The mail2 register flag (MBF2) is set high by
a low-to-high transition on CLKA when a port-A read is selected by CSA, W/RA, and ENA with MBA high. The
data in a mail register remains intact after it is read and changes only when new data is written to the register.
parity checking
The port-A (A0 – A35) inputs and port-B (B0 – B35) inputs each have four parity trees to check the parity of
incoming (or outgoing) data. A parity failure on one or more bytes of the input bus is reported by a low level on
the port-parity-error flag (PEFA, PEFB). Odd or even parity checking can be selected and the parity-error flags
can be ignored if this feature is not desired.


类似零件编号 - SN74ABT3611-15PCB

制造商部件名数据表功能描述
logo
Texas Instruments
SN74ABT3611 TI-SN74ABT3611 Datasheet
368Kb / 26P
[Old version datasheet]   64 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ABT3611PCB TI-SN74ABT3611PCB Datasheet
368Kb / 26P
[Old version datasheet]   64 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ABT3611PQ TI-SN74ABT3611PQ Datasheet
368Kb / 26P
[Old version datasheet]   64 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
More results

类似说明 - SN74ABT3611-15PCB

制造商部件名数据表功能描述
logo
Texas Instruments
SN74ACT7882-20FN TI1-SN74ACT7882-20FN Datasheet
254Kb / 18P
[Old version datasheet]   CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ABT3612 TI1-SN74ABT3612_15 Datasheet
521Kb / 34P
[Old version datasheet]   CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ACT7801 TI1-SN74ACT7801 Datasheet
279Kb / 19P
[Old version datasheet]   1024x18 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN54ABT7819 TI1-SN54ABT7819_13 Datasheet
315Kb / 22P
[Old version datasheet]   CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ACT7813-40DLR TI-SN74ACT7813-40DLR Datasheet
396Kb / 18P
[Old version datasheet]   64 x18 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ALVC7805 TI1-SN74ALVC7805_09 Datasheet
416Kb / 18P
[Old version datasheet]   LOW-POWER CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT7803 TI-SN74ACT7803 Datasheet
241Kb / 16P
[Old version datasheet]   512 짰18 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT3641 TI-SN74ACT3641 Datasheet
379Kb / 26P
[Old version datasheet]   1024 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN54ACT3641 TI-SN54ACT3641 Datasheet
377Kb / 26P
[Old version datasheet]   1024 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN54ACT7881 TI-SN54ACT7881 Datasheet
193Kb / 15P
[Old version datasheet]   1024 횞 18 CLOCKED FIRST-IN, FIRST-OUT MEMORY
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com