数据搜索系统,热门电子元器件搜索
  Chinese▼

Delete All
ON OFF
ALLDATASHEETCN.COM

X  

预览 PDF Download HTML

DS92LV1023TMSA/NOPB Datasheet(数据表) 1 Page - Texas Instruments

部件型号  DS92LV1023TMSA/NOPB
说明  40-66 MHz 10 Bit Bus LVDS Serializer
下载  19 Pages
Scroll/Zoom Zoom In 100% Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 

DS92LV1023TMSA/NOPB Datasheet(HTML) 1 Page - Texas Instruments

 
Zoom Inzoom in Zoom Outzoom out
 1 page
background image
TIMING and
CONTROL
PLL
DS92LV1023
SYNC1
SYNC2
TCLK
(40 MHz to 66 MHz)
TCLK_R/F
DIN
10
DO+
DO-
DEN
RI+
RI-
LVDS
10-BIT DESERIALIZER
TIMING and
CONTROL
PLL
CLOCK
RECOVERY
10
ROUT
REFCLK
REN
LOCK
RCLK
(40 MHz to 66 MHz)
RCLK_R/F
NRND
DS92LV1023
www.ti.com
SNLS049D – MAY 2000 – REVISED APRIL 2013
DS92LV1023 40-66 MHz 10 Bit Bus LVDS Serializer
Check for Samples: DS92LV1023
1
FEATURES
DESCRIPTION
The DS92LV1023 is a 400 to 660 Mb/s serializer for
2
40–66 MHz Single 10:1 Serializer with 400–660
high-speed unidirectional serial data transmission
Mb/s Throughput
over FR-4 printed circuit board backplanes and
Robust Bus LVDS Serial Data Transmission
balanced copper cables. It transforms a 10-bit wide
with Embedded Clock for Exceptional Noise
parallel LVCMOS/LVTTL data bus into a single high
Immunity and Low EMI
speed Bus LVDS serial data stream with embedded
clock. This single serial data stream simplifies PCB
Ensured Transition Every Data Transfer Cycle
design and reduces PCB cost by narrowing data
Low Power Consumption < 250 mW (typ) @ 66
paths that in turn reduce PCB size and number of
MHz
layers. The single serial data stream also reduces
Single Differential Pair Eliminates Multichannel
cable size, the number of connectors, and eliminates
Skew
clock-to-data and data-to-data skew.
Flow-through Pinout for Easy PCB Layout
The
DS92LV1023
works
well
with
any
Texas
Instruments' Bus LVDS 10–bit deserializer within its
Programmable Edge Trigger on Clock
specified frequency operating range. It features low
High Impedance on Driver Outputs When
power consumption, pin selectable edge trigger on
Power is Off
clock, and high impedance outputs in power down
Bus LVDS Serial Output Rated for 27
Ω Load
mode.
Small 28-lead SSOP Package
The DS92LV1023 was designed with the flow-through
pinout and is available in a space saving 28–lead
SSOP package.
Block Diagram
Figure 1.
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2
All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Copyright © 2000–2013, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.




HTML 页

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19 


数据表 下载




链接网址


Privacy Policy
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ]  

关于 Alldatasheet    |   广告服务   |   联系我们   |   隐私政策   |   书签   |   链接交换   |   制造商名单
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl