数据搜索系统,热门电子元器件搜索 |
|
CDCVF2310-EP 数据表(PDF) 7 Page - Texas Instruments |
|
|
CDCVF2310-EP 数据表(HTML) 7 Page - Texas Instruments |
7 / 16 page CLK Gn Yn tsu(en) th(en) CLK Gn Yn tsu(dis) th(dis) a) Enable Mode b) Disable Mode CDCVF2310-EP www.ti.com SCAS934 – DECEMBER 2012 DETAILED DESCRIPTION Output Enable Glitch Suppression Circuit The purpose of the glitch suppression circuitry is to ensure the output enable sequence is synchronized with the clock input such that the output buffer is enabled or disabled on the next full period of the input clock (negative edge triggered by the input clock) (see Figure 1). The G input must fulfill the timing requirements (tsu, th) according to the Switching Characteristics table for predictable operation. Figure 1. Enable and Disable Mode Relative to CLK ↓ Copyright © 2012, Texas Instruments Incorporated Submit Documentation Feedback 7 Product Folder Links: CDCVF2310-EP |
类似零件编号 - CDCVF2310-EP |
|
类似说明 - CDCVF2310-EP |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |