数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CDCM7005-SP 数据表(PDF) 6 Page - Texas Instruments

Click here to check the latest version.
部件名 CDCM7005-SP
功能描述  CDCM7005-SP 3.3-V High Performance Rad-Tolerant Class V, Clock Synchronizer and Jitter Cleaner
Download  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

CDCM7005-SP 数据表(HTML) 6 Page - Texas Instruments

Back Button CDCM7005-SP Datasheet HTML 2Page - Texas Instruments CDCM7005-SP Datasheet HTML 3Page - Texas Instruments CDCM7005-SP Datasheet HTML 4Page - Texas Instruments CDCM7005-SP Datasheet HTML 5Page - Texas Instruments CDCM7005-SP Datasheet HTML 6Page - Texas Instruments CDCM7005-SP Datasheet HTML 7Page - Texas Instruments CDCM7005-SP Datasheet HTML 8Page - Texas Instruments CDCM7005-SP Datasheet HTML 9Page - Texas Instruments CDCM7005-SP Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 49 page
background image
6
CDCM7005-SP
SGLS390G – JULY 2009 – REVISED NOVEMBER 2015
www.ti.com
Product Folder Links: CDCM7005-SP
Submit Documentation Feedback
Copyright © 2009–2015, Texas Instruments Incorporated
Pin Functions (continued)
PIN
I/O
DESCRIPTION
NAME
NO.
CTRL_LE
5
I
LVCMOS input, control latch enable for serial programmable Interface (SPI), with
hysteresis. Unused or floating inputs must be tied to proper logic level. It is
recommended to use a 20-k
Ω or larger pullup resistor to VCC.
CTRL_CLK
4
I
LVCMOS input, serial control clock input for SPI, with hysteresis. Unused or floating
inputs must be tied to proper logic level. It is recommended to use a 20-k
Ω or larger
pullup resistor to VCC.
CTRL_DATA
2
I
LVCMOS input, serial control data input for SPI, with hysteresis. Unused or floating
inputs must be tied to proper logic level. It is recommended to use a 20-k
Ω or larger
pullup resistor to VCC.
PD
27
I
LVCMOS input, asynchronous power down (PD) signal. This pin is low active and can
be activated external or by the corresponding bit in the SPI register (in case of logic
high, the SPI setting is valid). Switches the device into power-down mode. Resets M-
and N-Divider, 3-states charge pump, STATUS_REF, or PRI_SEC_CLK pin,
STATUS_VCXO or I_REF_CP pin, PLL_LOCK pin, VBB pin and all Yx outputs. Sets the
SPI register to default value; has internal 150-k
Ω pullup resistor.
It is recommended to ramp up the PD with the same time as VCC and AVCC or later. The
ramp up rate of the PD should not be faster than the ramp up rate of VCC and AVCC.
RESET or
HOLD
40
I
This LVCMOS input can be programmed (SPI) to act as HOLD or RESET. RESET is the
default function. This pin is low active and can be activated external or via the
corresponding bit in the SPI register. In case of RESET, the charge pump (CP) is
switched to 3-state and all counters (N, M, P) are reset to zero (the initial divider settings
are maintained in SPI registers). The LVPECL outputs are static low and high
respectively and the LVCMOS outputs are all low or high if inverted. RESET is not edge
triggered and should have a pulse duration of at least 5 ns.
In case of HOLD, the CP is switched in to 3-state mode only. After HOLD is released
and with the next valid reference clock cycle the charge pump is switched back in to
normal operation (CP stays in 3-state as long as no reference clock is valid). During
HOLD, the P divider and all outputs Yx are at normal operation. This mode allows an
external control of the frequency hold-over mode.
The input has an internal 150-k
Ω pullup resistor.
VCXO_IN
21
I
VCXO LVPECL input
VCXO_IN
20
I
Complementary VCXO LVPECL input
PRI_REF
14
I
LVCMOS input for the primary reference clock, with an internal 150-k
Ω pullup resistor
and input hysteresis.
SEC_REF
15
I
LVCMOS input for the secondary reference clock, with an internal 150-k
Ω pullup resistor
and input hysteresis.
REF_SEL
12
I
LVCMOS reference clock selection input. In the manual mode the REF_SEL signal
selects one of the two input clocks:
REF_SEL [1]: PRI_REF is selected;
REF_SEL [0]: SEC_REF is selected;
The input has an internal 150-k
Ω pullup resistor.
CP_OUT
8
O
Charge pump output
VBB
18
O
Bias voltage output to be used to bias unused complementary input VCXO_IN for single
ended signals. The output of VBB is VCC – 1.3 V. The output current is limited to about
1.5 mA.
STATUS_REF or
PRI_SEC_CLK
50
O
This output can be programmed (SPI) to provide either the STATUS_REF or
PRI_SEC_CLK information. This pin is set high if one of the STATUS conditions is valid.
STATUS_REF is the default setting.
In case of STATUS_REF, the LVCMOS output provides the Status of the Reference
Clock. If a reference clock with a frequency above 2 MHz is provided to PRI_REF or
SEC_REF STATUS_REF will be set high.
In case of PRI_SEC_CLK, the LVCMOS output indicates whether the primary clock
[high] or the secondary clock [low] is selected.


类似零件编号 - CDCM7005-SP

制造商部件名数据表功能描述
logo
Texas Instruments
CDCM7005-SP TI1-CDCM7005-SP Datasheet
570Kb / 41P
[Old version datasheet]   3.3-V HIGH PERFORMANCE RAD-TOLERANT CLASS V, CLOCK SYNCHRONIZER AND JITTER CLEANER
More results

类似说明 - CDCM7005-SP

制造商部件名数据表功能描述
logo
Texas Instruments
CDCM7005-SP TI1-CDCM7005-SP Datasheet
570Kb / 41P
[Old version datasheet]   3.3-V HIGH PERFORMANCE RAD-TOLERANT CLASS V, CLOCK SYNCHRONIZER AND JITTER CLEANER
CDCM7005 TI-CDCM7005 Datasheet
1Mb / 40P
[Old version datasheet]   3.3-V HIGH PERFORMANCE CLOCK SYNCHRONIZER AND JITTER CLEANER
CDCM7005 TI1-CDCM7005_15 Datasheet
3Mb / 52P
[Old version datasheet]   3.3-V High Performance Clock Synchronizer and Jitter Cleaner
CDCM7005 TI-CDCM7005_13 Datasheet
1Mb / 45P
[Old version datasheet]   3.3-V HIGH PERFORMANCE CLOCK SYNCHRONIZER AND JITTER CLEANER
CDC7005RGZT TI-CDC7005RGZT Datasheet
1Mb / 34P
[Old version datasheet]   3.3-V HIGH PERFORMANCE CLOCK SYNTHSIZER AND JITTER CLEANER
CDC7005 TI-CDC7005 Datasheet
397Kb / 29P
[Old version datasheet]   3.3-V HIGH PERFORMANCE CLOCK SYNTHESIZER AND JITTER CLEANER
CDCE72010 TI-CDCE72010 Datasheet
1Mb / 70P
[Old version datasheet]   Ten Output High Performance Clock Synchronizer, Jitter Cleaner, and Clock Distributor
CDCE72010 TI-CDCE72010_09 Datasheet
1Mb / 73P
[Old version datasheet]   Ten Output High Performance Clock Synchronizer, Jitter Cleaner, and Clock Distributor
CDCE813-Q1 TI1-CDCE813-Q1 Datasheet
1Mb / 29P
[Old version datasheet]   Programmable 1-PLL Clock Synthesizer and Jitter Cleaner With 2.5-V and 3.3-V Outputs
logo
Analog Devices
AD9523 AD-AD9523 Datasheet
1,011Kb / 60P
   Jitter Cleaner and Clock Generator
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com