数据搜索系统,热门电子元器件搜索 |
|
AD5660BRJ-1 数据表(PDF) 7 Page - Analog Devices |
|
AD5660BRJ-1 数据表(HTML) 7 Page - Analog Devices |
7 / 20 page Preliminary Technical Data AD5660 Rev. PrJ | Page 7 of 20 TIMING CHARACTERISTICS All input signals are specified with tr = tf = 1 ns/V (10% to 90% of VDD) and timed from a voltage level of (VIL + VIH)/2. See Figure 2. VDD = 2.7 V to 5.5 V; all specifications TMIN to TMAX, unless otherwise noted. Limit at TMIN, TMAX Parameter VDD = 2.7 V to 3.6 V VDD = 3.6 V to 5.5 V Unit Conditions/Comments t1 1 50 33 ns min SCLK Cycle Time t2 13 13 ns min SCLK High Time t3 13 13 ns min SCLK Low Time t4 13 13 ns min SYNC to SCLK Falling Edge Setup Time t5 5 5 ns min Data Setup Time t6 4.5 4.5 ns min Data Hold Time t7 0 0 ns min SCLK Falling Edge to SYNC Rising Edge t8 50 33 ns min Minimum SYNC High Time t9 13 13 ns min SYNC Rising Edge to SCLK Fall Ignore t10 0 0 ns min SCLK Falling Edge to SYNC Fall Ignore 1 Maximum SCLK frequency is 30 MHz at VDD = 3.6 V to 5.5 V and 20 MHz at VDD = 2.7 V to 3.6 V. Figure 2. Serial Write Operation |
类似零件编号 - AD5660BRJ-1 |
|
类似说明 - AD5660BRJ-1 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |