数据搜索系统,热门电子元器件搜索
  Chinese▼

Delete All
ON OFF


DAC9881SBRGET Datasheet(数据表) 29 Page - Texas Instruments

Click here to check the latest version.
部件型号  DAC9881SBRGET
说明  18-Bit, Single-Channel, Low-Noise, Voltage-Output DIGITAL-TO-ANALOG CONVERTER
下载  39 Pages
Scroll/Zoom Zoom In 100% Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 

 29 page
background image
POWER-ON RESET
PROGRAM RESET VALUE
SERIAL INTERFACE
Input Shift Register
DAC9881
www.ti.com ......................................................................................................................................................... SBAS438A – MAY 2008 – REVISED AUGUST 2008
The DAC9881 has a power-on reset function. After power-on, the value of the input register, the DAC latch, and
the output from the VOUT pin are set to the value defined by the RSTSEL pin.
After a power-on reset or a hardware reset, the output voltage from the VOUT pin and the values of the input
register and DAC latch are determined by the status of the RSTSEL pin and the input data format, as shown in
Table 3.
Table 3. Reset Value
RSTSEL PIN
USB/BTC PIN
INPUT FORMAT
VOUT
VALUE OF INPUT REGISTER AND DAC LATCH
DGND
IOVDD
Straight Binary
0
00000h
IOVDD
IOVDD
Straight Binary
Midscale
20000h
DGND
DGND
Twos Complement
Midscale
00000h
IOVDD
DGND
Twos Complement
0
20000h
The DAC9881 is controlled by a versatile three-wire serial interface that operates at clock rates of up to 50MHz
and is compatible with SPI, QSPI™, MICROWIRE™, and DSP interface standards.
Data are loaded into the device as a 24-bit word under the control of the serial clock input, SCLK. The timing
diagrams for this operation are shown in the Timing Diagram section.
The CS input is a level-triggered input that acts as a frame synchronization signal and chip enable. Data can be
transferred into the device only while CS is low. When CS is high, the SCLK and SDI signals are blocked out,
and SDO is in high-Z status. To start the serial data transfer, CS should be taken low, observing the minimum
delay from CS falling edge to SCLK rising edge, t2. After CS goes low, serial input data from SDI are clocked into
the device input shift register on the rising edges of SCLK for 24 or more clock pulses. If a frame contains less
than 24 bits of data, the frame is invalid. Invalid input data are not written into the input register and DAC,
although the input register and DAC will continue to hold data from the preceding valid data cycle. If more than
24 bits of data are transmitted in one frame, the last 24 bits are written into the shift register and DAC. CS may
be taken high after the rising edge of the 24th SCLK pulse, observing the minimum SCLK rising edge to CS
rising edge time, t7. The contents of the shift register are transferred into the input register on the rising edge of
CS. When data have been transferred into the input register of the DAC, the corresponding DAC register and
DAC output can be updated by taking the LDAC pin low. Table 4 shows the input shift register data word format.
D17 is the MSB of the 18-bit DAC data.
Table 4. Input Shift Register Data Word Format
B17
B0
BIT
B23
B22
B21
B20
B19
B18
(MSB)
B16
B15
B14
B13
B12
B11
B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
(LSB)
DATA
X(1)
X
X
X
X
X
D17
D16
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
(1)
X = don't care.
Stand-Alone Mode
When the SDOSEL pin is tied to IOVDD, the interface is in Stand-Alone mode. This mode provides serial
readback for diagnostic purposes. The new input data (24 bits) are clocked into the device shift register and the
existing data in the input register (24 bits) are shifted out from the SDO pin. If more than 24 SCLKs are clocked
when CS is low, the contents of the input register are shifted out from the SDO pin, followed by zeroes; the last
24 bits of input data remain in the shift register. If less than 24 SCLKs are clocked while CS is low, the data from
the SDO pin are part of the data in the input register and must be ignored. Refer to Figure 2 for further details.
Daisy-Chain Mode
When the SDOSEL pin is tied to GND, the interface is in Daisy-Chain mode. For systems that contain several
DACs, the SDO pin may be used to daisy-chain several devices together.
Copyright © 2008, Texas Instruments Incorporated
Submit Documentation Feedback
29
Product Folder Link(s): DAC9881




HTML 页

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39 


数据表 下载




链接网址

ALLDATASHEET是否为您带来帮助?  [ DONATE ]  

关于 Alldatasheet    |   广告服务   |   联系我们   |   隐私政策   |   书签   |   链接交换   |   制造商名单
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl