数据搜索系统,热门电子元器件搜索
Selected language     Chinese  ▼
部分名称
         详细搜索


DAC8801 Datasheet(数据表) 3 Page - Texas Instruments

Click here to check the latest version.
部件型号  DAC8801
说明  14-Bit, Serial Input Multiplying Digital-to-Analog Converter
下载  22 Pages
Scroll/Zoom Zoom In 100% Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 

 
 3 page
background image
www.ti.com
ELECTRICAL CHARACTERISTICS
DAC8801
SLAS403B – NOVEMBER 2004 – REVISED FEBRUARY 2007
V
DD = 2.7 V to 5.5 V; IOUT = Virtual GND, GND = 0 V; VREF = 10 V; TA = Full Operating Temperature; all specifications -40°C
to 85
°C unless otherwise noted.
DAC8801
PARAMETER
CONDITIONS
UNITS
MIN
TYP
MAX
STATIC PERFORMANCE
Resolution
14
Bits
Relative accuracy
±1
LSB
Differential nonlinearity
±0.5
LSB
Output leakage current
Data = 0000h, TA = 25°C
10
nA
Output leakage current
Data = 0000h, TA = TMAX
10
nA
Full-scale gain error
All ones loaded to DAC register
±1
±4
mV
ppm of
Full-scale tempco
±3
FSR/
°C
OUTPUT CHARACTERISTICS(1)
Output current
2
mA
Output capacitance
Code dependent
50
pF
REFERENCE INPUT(1)
VREF Range
–15
15
V
Input resistance
5
k
Input capacitance
5
pF
LOGIC INPUTS AND OUTPUT(1)
VDD = 2.7V
0.6
V
VIL
Input low voltage
VDD = 5V
0.8
V
VDD = 2.7V
2.1
V
VIH
Input high voltage
VDD = 5V
2.4
V
IIL
Input leakage current
10
µA
CIL
Input capacitance
10
pF
INTERFACE TIMING
fCLK
Clock input frequency
50
MHz
t(CH)
Clock pulse width high
10
ns
t(CL)
Clock pulse width low
10
ns
t(CSS)
CS to Clock setup time
0
ns
t(CSH)
Clock to CS hold time
10
ns
t(DS)
Data setup time
5
ns
t(DH)
Data hold time
10
ns
POWER REQUIREMENTS
VDD
2.7
5.5
V
IDD (normal operation)
Logic inputs = 0 V
5
µA
VDD = 4.5 V to 5.5 V
VIH = VDD and VIL = GND
3
5
µA
VDD = 2.7 V to 3.6 V
VIH = VDD and VIL = GND
1
2.5
µA
AC CHARACTERISTICS(1)(2)
To ±0.1% of full-scale, Data = 0000h to 3FFFh to 0000h
0.3
ts
Output voltage settling time
µs
To ±0.006% of full-scale, Data = 0000h to 3FFFh to 0000h
0.5
Reference multiplying BW
VREF = 5 VPP, Data = 3FFFh
10
MHz
DAC glitch impulse
VREF = 0 V, Data = 3FFFh to 2000h
2
nV/s
Feedthrough error
VREF = 100 mVRMS, 100kHz, Data = 0000h
–70
dB
Digital feedthrough
CS = 1 and fCLK = 1MHz
2
nV/s
(1)
Specified by design and characterization, not production tested.
(2)
All ac characteristic tests are performed in a closed-loop system using the THS4011 I-to-V converter amplifier.
3
Submit Documentation Feedback




HTML 页

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22 


数据表 下载




链接网址

ALLDATASHEET是否为您带来帮助?  [ DONATE ]  

关于 Alldatasheet    |   广告服务   |   联系我们   |   隐私政策   |   书签   |   链接交换   |   制造商名单
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl