数据搜索系统,热门电子元器件搜索 |
|
DAC37J84IAAV 数据表(PDF) 75 Page - Texas Instruments |
|
|
DAC37J84IAAV 数据表(HTML) 75 Page - Texas Instruments |
75 / 122 page DAC37J84, DAC38J84 www.ti.com SLASE17B – JANUARY 2014 – REVISED MARCH 2014 Register Name: config30 – Address: 0x1E, Default: 0x1111 Register Addr Default Bit Name Function Name (Hex) Value config30 0x1E 15:12 syncsel_ qmoffsetab Select the sync for the QMCoffsetAB block. A ‘1’ in the selected bit 0x1 place allows the selected sync to pass to the block. bit0 = auto-sync from SIF register write bit1 = sysref bit2 = sync_out from JESD bit3 = sif_sync 11:8 syncsel_ qmoffsetcd Select the sync for the QMCoffsetCD block. A ‘1’ in the selected bit 0x1 place allows the selected sync to pass to the block. bit0 = auto-sync from SIF register write bit1 = sysref bit2 = sync_out from JESD bit3 = sif_sync 7:4 syncsel_ qmcorrab Select the sync for the QMCcorrAB block. A ‘1’ in the selected bit place 0x1 allows the selected sync to pass to the block. bit0 = auto-sync from SIF register write bit1 = sysref bit2 = sync_out from JESD bit3 = sif_sync 3:0 syncsel_ qmcorrcd Select the sync for the QMCcorrCD block. A ‘1’ in the selected bit place 0x1 allows the selected sync to pass to the block. bit0 = auto-sync from SIF register write bit1 = sysref bit2 = sync_out from JESD bit3 = sif_sync Register Name: config31 – Address: 0x1F, Default: 0x1111 Register Addr Default Bit Name Function Name (Hex) Value config31 0x1F 15:12 syncsel_ mixerab Select the sync for the mixerAB block. A ‘1’ in the selected bit place allows 0x1 the selected sync to pass to the block. bit0 = auto-sync from SIF register write bit1 = sysref bit2 = sync_out from JESD bit3 = sif_sync 11:8 syncsel_ mixercd Select the sync for the mixerCD block. A ‘1’ in the selected bit place allows 0x1 the selected sync to pass to the block. bit0 = auto-sync from SIF register write bit1 = sysref bit2 = sync_out from JESD bit3 = sif_sync 7:4 syncsel_ nco Select the sync for the NCO accumulators. A ‘1’ in the selected bit place 0x4 allows the selected sync to pass to the block. bit0 = ‘0’ bit1 = sysref bit2 = sync_out from JESD bit3 = sif_sync 3:2 reserved Reserved 00 1 sif_sync This is the SIF SYNC signal. 0 0 reserved Reserved 0 Copyright © 2014, Texas Instruments Incorporated Submit Documentation Feedback 75 Product Folder Links: DAC37J84 DAC38J84 |
类似零件编号 - DAC37J84IAAV |
|
类似说明 - DAC37J84IAAV |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |