数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SN74GTLPH1645 数据表(PDF) 2 Page - Texas Instruments

部件名 SN74GTLPH1645
功能描述  16-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER
Download  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

SN74GTLPH1645 数据表(HTML) 2 Page - Texas Instruments

  SN74GTLPH1645_15 Datasheet HTML 1Page - Texas Instruments SN74GTLPH1645_15 Datasheet HTML 2Page - Texas Instruments SN74GTLPH1645_15 Datasheet HTML 3Page - Texas Instruments SN74GTLPH1645_15 Datasheet HTML 4Page - Texas Instruments SN74GTLPH1645_15 Datasheet HTML 5Page - Texas Instruments SN74GTLPH1645_15 Datasheet HTML 6Page - Texas Instruments SN74GTLPH1645_15 Datasheet HTML 7Page - Texas Instruments SN74GTLPH1645_15 Datasheet HTML 8Page - Texas Instruments SN74GTLPH1645_15 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 22 page
background image
www.ti.com
DESCRIPTION/ORDERING INFORMATION (CONTINUED)
SN74GTLPH1645
16-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER
SCES290D – OCTOBER 1999 – REVISED JUNE 2005
This device is fully specified for live-insertion applications using Ioff, power-up 3-state, and BIAS VCC. The Ioff
circuitry disables the outputs, preventing damaging current backflow through the device when it is powered
down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power
down, which prevents driver conflict. The BIAS VCC circuitry precharges and preconditions the B-port input/output
connections, preventing disturbance of active data on the backplane during card insertion or removal, and
permits true live-insertion capability.
This GTLP device features TI-OPC circuitry, which actively limits the overshoot caused by improperly terminated
backplanes, unevenly distributed cards, or empty slots during low-to-high signal transitions. This improves signal
integrity, which allows adequate noise margin to be maintained at higher frequencies.
High-drive GTLP backplane interface devices feature adjustable edge-rate control (ERC). Changing the ERC
input voltage between GND and VCC adjusts the B-port output rise and fall times. This allows the designer to
optimize system data-transfer rate and signal integrity to the backplane load.
Active bus-hold circuitry holds unused or undriven LVTTL data inputs at a valid logic state. Use of pullup or
pulldown resistors with the bus-hold circuitry is not recommended.
When VCC is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down.
However, to ensure the high-impedance state above 1.5 V, the output-enable (OE) input should be tied to VCC
through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the
driver.
ORDERING INFORMATION
TA
PACKAGE(1)
ORDERABLE PART NUMBER
TOP-SIDE MARKING
TSSOP – DGG
Tape and reel
SN74GTLPH1645DGGR
GTLPH1645
–40
°C to 85°C
TVSOP – DGV
Tape and reel
SN74GTLPH1645DGVR
GL45
VFBGA – GQL
Tape and reel
SN74GTLPH1645GQLR
GL45
(1)
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at
www.ti.com/sc/package.
2


类似零件编号 - SN74GTLPH1645_15

制造商部件名数据表功能描述
logo
Texas Instruments
SN74GTLPH1645DGGR TI-SN74GTLPH1645DGGR Datasheet
259Kb / 17P
[Old version datasheet]   16-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER
SN74GTLPH1645DGVR TI-SN74GTLPH1645DGVR Datasheet
259Kb / 17P
[Old version datasheet]   16-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER
SN74GTLPH1645GQLR TI-SN74GTLPH1645GQLR Datasheet
259Kb / 17P
[Old version datasheet]   16-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER
More results

类似说明 - SN74GTLPH1645_15

制造商部件名数据表功能描述
logo
Texas Instruments
SN74GTLPH1645 TI-SN74GTLPH1645 Datasheet
259Kb / 17P
[Old version datasheet]   16-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER
SN74GTLPH1655 TI-SN74GTLPH1655 Datasheet
173Kb / 16P
[Old version datasheet]   16-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE UNIVERSAL BUS TRANSCEIVER
SN74GTLPH3245 TI1-SN74GTLPH3245 Datasheet
435Kb / 19P
[Old version datasheet]   32-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER
SN74GTLPH1612 TI-SN74GTLPH1612 Datasheet
157Kb / 15P
[Old version datasheet]   18-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE UNIVERSAL BUS TRANSCEIVER
SN74GTLPH16945 TI-SN74GTLPH16945 Datasheet
214Kb / 13P
[Old version datasheet]   16-BIT LVTTL-TO-GTLP BUS TRANSCEIVER
SN74GTLP1395PWRG4 TI1-SN74GTLP1395PWRG4 Datasheet
917Kb / 24P
[Old version datasheet]   TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS
logo
Fairchild Semiconductor
GTLP16T1655 FAIRCHILD-GTLP16T1655 Datasheet
107Kb / 14P
   16-Bit LVTTL/GTLP Universal Bus Transceiver
logo
Texas Instruments
SN74GTLPH1616 TI1-SN74GTLPH1616 Datasheet
351Kb / 18P
[Old version datasheet]   17-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE UNIVERSAL BUS TRANSCEIVER WITH BUFFERED CLOCK OUTPUTS
SN74GTLPH32945 TI-SN74GTLPH32945_07 Datasheet
422Kb / 17P
[Old version datasheet]   32-BIT LVTTL-TO-GTLP BUS TRANSCEIVER
SN74GTLPH306 TI1-SN74GTLPH306_15 Datasheet
589Kb / 17P
[Old version datasheet]   8-BIT LVTTL-TO-GTLP BUS TRANSCEIVER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com