数据搜索系统,热门电子元器件搜索 |
|
AM1802EZCED3 数据表(PDF) 1 Page - Texas Instruments |
|
|
AM1802EZCED3 数据表(HTML) 1 Page - Texas Instruments |
1 / 182 page Product Folder Sample & Buy Technical Documents Tools & Software Support & Community AM1802 SPRS710E – NOVEMBER 2010 – REVISED MARCH 2014 AM1802 ARM® Microprocessor 1 AM1802 ARM Microprocessor 1.1 Features 1 • 300-MHz ARM926EJ-S™ RISC MPU • Two Serial Peripheral Interfaces (SPIs) Each with Multiple Chip Selects • ARM926EJ-S Core • One Multimedia Card (MMC)/Secure Digital (SD) – 32-Bit and 16-Bit ( Thumb®) Instructions Card Interfaces with Secure Data I/O (SDIO) – Single-Cycle MAC Interfaces – ARM Jazelle® Technology • One Master and Slave Inter-Integrated Circuit ( I2C – Embedded ICE-RT™ for Real-Time Debug Bus™) • ARM9™ Memory Architecture • USB 2.0 OTG Port with Integrated PHY (USB0) – 16KB of Instruction Cache – USB 2.0 High- and Full-Speed Client – 16KB of Data Cache – USB 2.0 High-, Full-, and Low-Speed Host – 8KB of RAM (Vector Table) – End Point 0 (Control) – 64KB of ROM – End Points 1, 2, 3, 4 (Control, Bulk, Interrupt or • Enhanced Direct Memory Access Controller 3 ISOC) RX and TX (EDMA3): • One Multichannel Audio Serial Port (McASP): – 2 Channel Controllers – Transmit and Receive Clocks – 3 Transfer Controllers – Two Clock Zones and 16 Serial Data Pins – 64 Independent DMA Channels – Supports TDM, I2S, and Similar Formats – 16 Quick DMA Channels – DIT-Capable – Programmable Transfer Burst Size – FIFO Buffers for Transmit and Receive • 128KB of On-Chip Memory • 10/100 Mbps Ethernet MAC (EMAC): • 1.8-V or 3.3-V LVCMOS I/Os (Except for USB and – IEEE 802.3 Compliant DDR2 Interfaces) – MII Media-Independent Interface • Two External Memory Interfaces: – RMII Reduced Media-Independent Interface – EMIFA – Management Data I/O (MDIO) Module • NOR (8- or 16-Bit-Wide Data) • Real-Time Clock (RTC) with 32-kHz Oscillator and • NAND (8- or 16-Bit-Wide Data) Separate Power Rail • 16-Bit SDRAM with 128-MB Address Space • Three 64-Bit General-Purpose Timers (Each – DDR2/Mobile DDR Memory Controller with one Configurable as Two 32-Bit Timers) of the following: • One 64-Bit General-Purpose or Watchdog Timer • 16-Bit DDR2 SDRAM with 256-MB Address (Configurable as Two 32-Bit General-Purpose Space Timers) • 16-Bit mDDR SDRAM with 256-MB Address • Packages: Space – 361-Ball Pb-Free Plastic Ball Grid Array (PBGA) • Three Configurable 16550-Type UART Modules: [ZCE Suffix], 0.65-mm Ball Pitch – With Modem Control Signals – 361-Ball PBGA [ZWT Suffix], 0.80-mm Ball Pitch – 16-Byte FIFO • Industrial Temperature – 16x or 13x Oversampling Option 1.2 Applications • Medical, Healthcare, and Fitness • ePOS • Building Automation 1 An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA. |
类似零件编号 - AM1802EZCED3 |
|
类似说明 - AM1802EZCED3 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |