74ACT11109 datasheet(2/5 Pages) TI1

部件名	74ACT11109

功能描述	DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

Download	5 Pages

Scroll/Zoom	100%

制造商	TI1 [Texas Instruments]

网页	http://www.ti.com

标志

2 / 5 page

54ACT11109, 74ACT11109

DUAL JK POSITIVEEDGETRIGGERED FLIPFLOPS

WITH CLEAR AND PRESET

SCAS451 − FEBRUARY 1987 − REVISED APRIL 1993

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77001

2−2

logic symbol†

S

1

1J

14

1J

16

1CLK

C1

3

1Q

2

1K

15

R

13

7

10

2J

8

2CLK

5

2Q

6

9

11

1PRE

2PRE

1CLR

1K

2CLR

2K

1Q

2Q

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the D, J, and N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, VCC

−0.5 V to 6 V

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Input voltage range, VI (see Note 1)

−0.5 V to VCC + 0.5 V

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Output voltage range, VO (see Note 1)

−0.5 V to VCC + 0.5 V

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Input clamp current, IIK (VI < 0 or VI > VCC)

±20 mA

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Output clamp current, IOK (VO < 0 or VO > VCC)

±50 mA

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Continuous output current, IO (VO = 0 to VCC)

±50 mA

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Continuous current through VCC or GND

±100 mA

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Storage temperature range

−65

°C to 150°C

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

‡ Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only and

functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not

implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions

54ACT11109

74ACT11109

UNIT

MIN

MAX

MIN

MAX

UNIT

VCC

Supply voltage

4.5

5.5

4.5

5.5

V

VIH

High-level input voltage

2

V

VIL

Low-level input voltage

0.8

V

VI

Input voltage

0

VCC

0

VCC

V

VO

Output voltage

0

VCC

0

VCC

V

IOH

High-level output current

−24

mA

IOL

Low-level output current

24

mA

∆t/∆v

Input transition rise or fall rate

0

10

0

10

ns/ V

TA

Operating free-air temperature

−55

125

−40

85

°C

类似零件编号 - 74ACT11109

制造商	部件名	数据表	功能描述
Texas Instruments	74ACT11109	73Kb / 5P	[Old version datasheet] DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
	74ACT11109D	73Kb / 5P	[Old version datasheet] DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
	74ACT11109DR	73Kb / 5P	[Old version datasheet] DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
	74ACT11109N	73Kb / 5P	[Old version datasheet] DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

More results

类似说明 - 74ACT11109

制造商	部件名	数据表	功能描述
Texas Instruments	CD54ACT109	349Kb / 11P	[Old version datasheet] DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
	SN54109	271Kb / 7P	[Old version datasheet] DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
	CD54ACT109	337Kb / 10P	[Old version datasheet] DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
	SN54F109	563Kb / 15P	[Old version datasheet] DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
	SN74HC109NSR	855Kb / 19P	[Old version datasheet] DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
	SN74LS109	409Kb / 12P	[Old version datasheet] DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR 2022
	74AC11109	89Kb / 7P	[Old version datasheet] DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
	SN54ALS109A	1Mb / 19P	[Old version datasheet] DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
	SN54F109	109Kb / 6P	[Old version datasheet] DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
	SN54ALS109A	138Kb / 9P	[Old version datasheet] DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
Hitachi Semiconductor	HD74LS109A	68Kb / 6P	Dual J-K Positive-edge-triggered Flip-Flops(with Preset and Clear)