数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD8304ARU-REEL 数据表(PDF) 10 Page - Analog Devices

部件名 AD8304ARU-REEL
功能描述  160 dB Range (100 pA -10 mA) Logarithmic Converter
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD8304ARU-REEL 数据表(HTML) 10 Page - Analog Devices

Back Button AD8304ARU-REEL Datasheet HTML 6Page - Analog Devices AD8304ARU-REEL Datasheet HTML 7Page - Analog Devices AD8304ARU-REEL Datasheet HTML 8Page - Analog Devices AD8304ARU-REEL Datasheet HTML 9Page - Analog Devices AD8304ARU-REEL Datasheet HTML 10Page - Analog Devices AD8304ARU-REEL Datasheet HTML 11Page - Analog Devices AD8304ARU-REEL Datasheet HTML 12Page - Analog Devices AD8304ARU-REEL Datasheet HTML 13Page - Analog Devices AD8304ARU-REEL Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 20 page
background image
REV. A
–10–
AD8304
INPUT – A
100p
10m
1n
10n
100n
1
10
100
1m
1.6
0.8
0
0.4
1.2
Figure 2. Ideal Form of VLOG vs. IPD
Using a value of 0.3 pF for CJ evaluates to 20 MHz/mA. There-
fore, the minimum bandwidth at IPD = 100 pA would be 2 kHz.
While this simple model is useful in making a point, it excludes
other effects that limit its usefulness. For example, the network
R1, C1 in Figure 1, which is necessary to stabilize the system over
the full range of currents, affects bandwidth at all values of IPD.
Later signal processing blocks also limit the maximum value.
TPC 7 shows ac response curves for the AD8304 at eight repre-
sentative currents of 100 pA to 10 mA, using R1 = 750
Ω and
C1 = 1000 pF. The values for R1 and C1 ensure stability over
the full 160 dB dynamic range. More optimal values may be used
for smaller subranges. A certain amount of experimental trial and
error may be necessary to select the optimum input network
component values for a given application.
Turning now to the noise performance of a translinear log amp,
the relationship between IPD and the voltage noise spectral density,
SNSD, associated with the VBE of Q1, evaluates to the following:
S
I
NSD
PD
=
14 7
.
(14)
where SNSD is nV/Hz, IPD is expressed in microamps and TA = 25
°C.
For an input of 1 nA, SNSD evaluates to almost 0.5
µV/√Hz; assum-
ing a 20 kHz bandwidth at this current, the integrated noise
voltage is 70
µV rms. However, the calculation is not complete.
The basic scaling of the VBE is approximately 3 mV/dB; translated
to 10 mV/dB, the noise predicted by Equation 14 must be multi-
plied by approximately 3.33. The additive noise effects associated
with the reference transistor, Q2, and the temperature compen-
sation circuitry must also be included. The final voltage noise
spectral density presented at the VLOG Pin varies inversely with
IPD, but not as simple as square root. TPCS 8 and 9 show the
measured noise spectral density versus frequency at the VLOG
output, for the same nine-decade spaced values of IPD.
Chip Enable
The AD8304 may be powered down by taking the PWDN Pin
to a high logic level. The residual supply current in the disabled
mode is typically 60
µA.
USING THE AD8304
The basic connections (Figure 3) include a 2.5:1 attenuator in
the feedback path around the buffer. This increases the basic slope
of 10 mV/dB at the VLOG Pin to 25 mV/dB at VOUT. For the
full dynamic range of 160 dB (80 dB optical), the output swing
is thus 4.0 V, which can be accommodated by the rail-to-rail
output stage when using the recommended 5 V supply.
The capacitor from VLOG to ground forms an optional single-
pole low-pass filter. Since the resistance at this pin is trimmed
to 5 k
Ω, an accurate time constant can be realized. For ex-
ample, with CFLT = 10 nF, the –3 dB corner frequency is
3.2 kHz. Such filtering is useful in minimizing the output noise,
particularly when IPD is small. Multipole filters are more effec-
tive in reducing noise, and are discussed below. A capacitor
between VSUM and ground is essential for minimizing the
noise on this node. When the bias voltage at either VPDB or
VREF is not needed these pins should be left unconnected.
Slope and Intercept Adjustments
The choice of slope and intercept depends on the application.
The versatility of the AD8304 permits optimal choices to be
made in two common situations. First, it allows an input current
range of less than the full 160 dB to use the available voltage span
at the output. Second, it allows this output voltage range to be
optimally positioned to fit the input capacity of a subsequent
ADC. In special applications, very high slopes, such as 1 V/dec,
allow small subranges of IPD to be covered at high sensitivity.
The slope can be lowered without limit by the addition of a
shunt resistor, RS, from VLOG to ground. Since the resistance
at this pin is trimmed to 5 k
Ω, the accuracy of the modified
slope will depend on the external resistor. It is calculated using:
V
VR
Rk
Y
YS
S
=
+
'5
(15)
3
4
PDB
BIAS
VREF
10
2
12
VPDB
VSUM
INPT
VSUM
5
1
VNEG
~10k
ACOM
14
VPS2
PWDN
VPS1
VREF
7
VLOG
8
BFIN
9
BFNG
TEMPERATURE
COMPENSATION
5k
11
VOUT
0.5V
IPD
NC
R1
750
10nF
C1
1nF
13
RA
15k
RB
10k
CFLT
200mV/DEC
VP
VOUT
500mV/DEC
NC = NO CONNECT
Figure 3. Basic Connections (RA, RB, CFLT are
optional; R1 and C1 are the default values)
For example, using RS = 3 k
Ω, the slope is lowered to 75 mV per
decade or 3.75 mV/dB. Table I provides a selection of suitable
values for RS and the resulting slopes.
Table I. Examples of Lowering the Slope
RS (k )VY (mV/dec)
375
5
100
15
150


类似零件编号 - AD8304ARU-REEL

制造商部件名数据表功能描述
logo
Analog Devices
AD8304ARU-REEL AD-AD8304ARU-REEL Datasheet
579Kb / 20P
   160 dB Range (100 pA -10 mA) Logarithmic Converter
REV. A
AD8304ARU-REEL7 AD-AD8304ARU-REEL7 Datasheet
579Kb / 20P
   160 dB Range (100 pA -10 mA) Logarithmic Converter
REV. A
More results

类似说明 - AD8304ARU-REEL

制造商部件名数据表功能描述
logo
Analog Devices
AD8304ARUZ AD-AD8304ARUZ Datasheet
579Kb / 20P
   160 dB Range (100 pA -10 mA) Logarithmic Converter
REV. A
ADL5303 AD-ADL5303 Datasheet
468Kb / 24P
   160 dB Range 100 pA to 10 mA Low Cost Logarithmic Converter
REV. 0
AD8304 AD-AD8304_15 Datasheet
579Kb / 20P
   160 dB Range Logarithmic Converter
REV. A
AD8305 AD-AD8305 Datasheet
1Mb / 20P
   100 dB Range (10 nA to 1 mA) Logarithmic Converter
REV. A
ADL5308 AD-ADL5308 Datasheet
1Mb / 22P
   Fast Response 188 dB Range (10 pA to 25 mA) Logarithmic Converter
Rev. 0
AD8305 AD-AD8305_15 Datasheet
429Kb / 24P
   100 dB Range Logarithmic Converter
REV. B
AD8305ACPZ AD-AD8305ACPZ Datasheet
429Kb / 24P
   100 dB Range (10 nA to 1 mA) ogarithmic Converter
REV. B
ADL5310ACPZ-REEL7 AD-ADL5310ACPZ-REEL7 Datasheet
595Kb / 20P
   120 dB Range (3 nA to 3 mA) Dual Logarithmic Converter
REV. A
ADL5310ACPZ-REEL7 AD-ADL5310ACPZ-REEL7 Datasheet
595Kb / 20P
   120 dB Range (3 nA to 3 mA) Dual Logarithmic Converter
REV. A
ADL5310 AD-ADL5310 Datasheet
665Kb / 20P
   120 dB Range (3 nA to 3 mA) Dual Logarithmic Converter
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com