数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SN74LV4046APWRG4 数据表(PDF) 6 Page - Texas Instruments

部件名 SN74LV4046APWRG4
功能描述  High-Speed CMOS Logic Phase-Locked Loop
Download  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

SN74LV4046APWRG4 数据表(HTML) 6 Page - Texas Instruments

Back Button SN74LV4046APWRG4 Datasheet HTML 2Page - Texas Instruments SN74LV4046APWRG4 Datasheet HTML 3Page - Texas Instruments SN74LV4046APWRG4 Datasheet HTML 4Page - Texas Instruments SN74LV4046APWRG4 Datasheet HTML 5Page - Texas Instruments SN74LV4046APWRG4 Datasheet HTML 6Page - Texas Instruments SN74LV4046APWRG4 Datasheet HTML 7Page - Texas Instruments SN74LV4046APWRG4 Datasheet HTML 8Page - Texas Instruments SN74LV4046APWRG4 Datasheet HTML 9Page - Texas Instruments SN74LV4046APWRG4 Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 26 page
background image
SN74LV4046A
SCES656D – FEBRUARY 2006 – REVISED SEPTEMBER 2015
www.ti.com
6.6 Switching Characteristics
over operating free-air temperature range (unless otherwise noted) CL = 50 pF, Input tr, tf = 6 ns
VCC
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
(V)
PHASE COMPARATOR
3 to 3.6
135
SIGIN, COMPIN to
tPLH, tPHL
Propagation delay
ns
PC1OUT
4.5 to 5.5
50
3 to 3.6
300
SIGIN, COMPIN to
tPLH, tPHL
Propagation delay
ns
PCPOUT
4.5 to 5.5
60
3 to 3.6
200
SIGIN, COMPIN to
tPLH, tPHL
Propagation delay
ns
PC3OUT
4.5 to 5.5
50
3 to 3.6
75
tTHL, tTLH
Output transition time
ns
4.5 to 5.5
15
3 to 3.6
270
SIGIN, COMPIN to
tPZH, tPZL
3-state output enable time
ns
PC2OUT
4.5 to 5.5
54
3 to 3.6
320
SIGIN, COMPIN to
tPHZ, tPLZ
3-state output disable time
ns
PC2OUT
4.5 to 5.5
65
3 to 3.6
11
(P-P) at SIGIN or
AC-coupled input sensitivity
VI(P-P)
mV
COMPIN
4.5 to 5.5
15
VCO
VI = VCOIN = 1/2 VCC,
3 to 3.6
0.11
R1 = 100 kΩ,
Δf/ΔT
Frequency stability with temperature change
%/°C
R2 = ∞,
4.5 to 5.5
0.11
C1 = 100 pF
C1 = 50 pF,
3 to 3.6
24
R1 = 3.5 kΩ,
4.5 to 5.5
24
R2 = ∞
fMAX
Maximum frequency
MHz
C1 = 0 pF,
3 to 3.6
38
R1 = 9.1 kΩ,
4.5 to 5.5
38
R2 =
C1 = 40 pF,
3 to 3.6
7
10
R1 = 3 kΩ,
4.5 to 5.5
12
17
Center frequency (duty 50%)
MHz
R2 = ∞,
4.5(1)
15(1)
17.5(1)
VCOIN = VCC/2
C1 = 100 pF,
3 to 3.6
0.4%
ΔfVCO
Frequency linearity
R1 = 100 kΩ,
4.5 to 5.5
0.4%
R2 = ∞
3 to 3.6
400
C1 = 1 nF,
Offset frequency
kHz
R2 = 220 kΩ
4.5 to 5.5
400
DEMODULATOR
C1 = 100 pF,
3
8
C2 = 100 pF,
VOUT vs fIN
R1 = 100 kΩ,
mV/kHz
4.5
330
R2 = ∞,
R3 = 100 kΩ
(1)
Data is specified at 25°C
6
Submit Documentation Feedback
Copyright © 2006–2015, Texas Instruments Incorporated
Product Folder Links: SN74LV4046A


类似零件编号 - SN74LV4046APWRG4

制造商部件名数据表功能描述
logo
Texas Instruments
SN74LV4046APWRG4 TI-SN74LV4046APWRG4 Datasheet
503Kb / 15P
[Old version datasheet]   HIGH-SPEED CMOS LOGIC PHASE-LOCKED LOOP WITH VCO
More results

类似说明 - SN74LV4046APWRG4

制造商部件名数据表功能描述
logo
Texas Instruments
CD74HC297 TI1-CD74HC297 Datasheet
255Kb / 15P
[Old version datasheet]   High-Speed CMOS Logic Digital Phase-Locked Loop
CD54HC297 TI1-CD54HC297_14 Datasheet
251Kb / 15P
[Old version datasheet]   High-Speed CMOS Logic Digital Phase-Locked Loop
CD54HC297 TI-CD54HC297 Datasheet
243Kb / 14P
[Old version datasheet]   High-Speed CMOS Logic Digital Phase-Locked Loop
CD74HC297 TI-CD74HC297 Datasheet
97Kb / 11P
[Old version datasheet]   High-Speed CMOS Logic Digital Phase-Locked-Loop
CD74HC4046A TI-CD74HC4046A Datasheet
316Kb / 28P
[Old version datasheet]   High-Speed CMOS Logic Phase-Locked Loop with VCO
SN74LV4046A TI-SN74LV4046A_10 Datasheet
503Kb / 15P
[Old version datasheet]   HIGH-SPEED CMOS LOGIC PHASE-LOCKED LOOP WITH VCO
CD54HC4046A TI-CD54HC4046A_08 Datasheet
443Kb / 28P
[Old version datasheet]   High-Speed CMOS Logic Phase-Locked Loop with VCO
SN74LV4046A TI-SN74LV4046A_08 Datasheet
536Kb / 15P
[Old version datasheet]   HIGH-SPEED CMOS LOGIC PHASE-LOCKED LOOP WITH VCO
CD54HC4046A TI-CD54HC4046A_07 Datasheet
505Kb / 32P
[Old version datasheet]   High-Speed CMOS Logic Phase-Locked Loop with VCO
SN74LV4046A TI-SN74LV4046A Datasheet
297Kb / 12P
[Old version datasheet]   HIGH-SPEED CMOS LOGIC PHASE-LOCKED LOOP WITH VCO
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com