数据搜索系统,热门电子元器件搜索
  Chinese▼

Delete All
ON OFF
ALLDATASHEETCN.COM

X  

预览 PDF Download HTML

DAC3484_15 Datasheet(数据表) 63 Page - Texas Instruments

部件型号  DAC3484
说明  Quad-Channel, 16-Bit, 1.25 GSPS Digital-to-Analog Converter
下载  107 Pages
Scroll/Zoom Zoom In 100% Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 

DAC3484 Datasheet(HTML) 63 Page - Texas Instruments

Zoom Inzoom in Zoom Outzoom out
 63 page
background image
DAC3484
www.ti.com
SLAS749E – MARCH 2011 – REVISED NOVEMBER 2015
Programming (continued)
is not recommended due to the non-deterministic latency of the sync signal through the clock domain
transfer.
(b) For Dual Sync Sources Mode, both single pulse or periodic sync signals can be used.
(c) For multi-DAC synchronization in PLL mode, the LVDS SYNCP/N signal is used to sync the PLL N-
divider and can be sourced from either the FPGA/ASIC pattern generator or clock distribution circuit as
long as the t(SYNC_PLL) setup and hold timing requirement is met with respect to the reference clock
source at DACCLKP/N pins. The LVDS SYNCP/N signal can be provided at this point.
10. FIFO and clock divider configurations after all the sync signals have provided the initial sync pulses needed
for synchronization:
(a) For Single Sync Source Mode where the clock divider sync source is either FRAMEP/N or SYNCP/N,
clock divider syncing may be disabled after DAC3484 initialization and before the data transmission by
setting clkdiv_sync_ena (config0, bit <2>) to 0b. This is to prevent accidental syncing of the clock divider
when sending FRAMEP/N or SYNCP/N pulse to other digital blocks.
(b) For Dual Sync Sources Mode, where the clock divider sync source is from the OSTR signal (either from
external OSTRP/N or internal PLL N divider output), the clock divider syncing may be enabled at all time.
(c) Optionally, to prevent accidental syncing of the FIFO and FIFO data formatter when sending the
FRAMEP/N or SYNCP/N pulse to other digital blocks such as NCO, QMC, etc, disable FIFO syncing by
setting syncsel_fifoin(3:0) and syncsel_fifoout(3:0) to 0000b after the FIFO input and output pointers are
initialized. Also Disable the FIFO data formatter by setting syncsel_dataformatter(1:0) to 10b or 11b. If
the FIFO and FIFO data formatter sync remain enabled after initialization, the FRAMEP/N or SYNCP/N
pulse must occur in ways to not disturb the FIFO operation. Refer to the INPUT FIFO section for detail.
(d) Disable PLL N-divider syncing by setting pll_ndivsync_ena (config24, bit<11>) to 0b.
11. Enable transmit of data by asserting the TXENABLE pin or set sif_txenable to 1b.
12. At any time, if any of the clocks (i.e DATACLK or DACCLK) is lost or a FIFO collision alarm is detected, a
complete resynchronization of the DAC is necessary. Set TXENABLE low and repeat steps 7 through 11.
Program the FIFO configuration and clock divider configuration per steps 7 and 8 appropriately to accept the
new sync pulse or pulses for the synchronization.
7.5.2 Example Start-Up Routine
7.5.2.1 Device Configuration
fDATA = 307.2 MSPS
Interpolation = 4x
Input data = baseband data
fOUT = 122.88 MHz
PLL = Enabled
Full Mixer = Enabled
Dual Sync Sources Mode
7.5.2.2 PLL Configuration
fREFCLK = 614.4 MHz at the DACCLKP/N LVPECL pins
fDACCLK = fDATA x Interpolation = 1228.8 MHz
fVCO = 3 x fDACCLK = 3686.4 MHz (keep fVCO between 3.3 GHz to 4 GHz)
PFD = fOSTR = 38.4 MHz
N = 16, M = 32, P = 3, single charge pump
pll_vco(5:0) = 100100b (36)
Copyright © 2011–2015, Texas Instruments Incorporated
Submit Documentation Feedback
63
Product Folder Links: DAC3484




HTML 页

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


数据表 下载




链接网址


Privacy Policy
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ]  

关于 Alldatasheet    |   广告服务   |   联系我们   |   隐私政策   |   书签   |   链接交换   |   制造商名单
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl