数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SI4739 数据表(PDF) 5 Page - Silicon Laboratories

部件名 SI4739
功能描述  Si47XX ANTENNA, SCHEMATIC, LAYOUT, AND DESIGN GUIDELINES
Download  69 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SILABS [Silicon Laboratories]
网页  http://www.silabs.com
标志 SILABS - Silicon Laboratories

SI4739 数据表(HTML) 5 Page - Silicon Laboratories

  SI4739 Datasheet HTML 1Page - Silicon Laboratories SI4739 Datasheet HTML 2Page - Silicon Laboratories SI4739 Datasheet HTML 3Page - Silicon Laboratories SI4739 Datasheet HTML 4Page - Silicon Laboratories SI4739 Datasheet HTML 5Page - Silicon Laboratories SI4739 Datasheet HTML 6Page - Silicon Laboratories SI4739 Datasheet HTML 7Page - Silicon Laboratories SI4739 Datasheet HTML 8Page - Silicon Laboratories SI4739 Datasheet HTML 9Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 69 page
background image
AN383
Rev. 0.8
5
2. Si47xx 3x3 mm QFN Schematic and Layout
This section shows the minimal schematic and layout options required for optimal Si47xx performance. Population
options are provided to support a single layout for all 3 x 3 mm QFN devices, mitigate system noise, operate the
internal oscillator with an external crystal, and filter VCO energy.
2.1. Si47xx 3x3 mm Design
C1 (22 nF) is a required bypass capacitor for VD/VDD supply pin 11. Place C1 as close as possible to the VD/VDD
pin 11 and GND pin 12. Place a via connecting C1 VD/VDD supply to the power rail such that the cap is closer to
the Si47xx than the via. Route C1 GND directly and only to GND pin 12 with a wide, low inductance trace. C1 GND
should not be routed to GND via. These recommendations are made to reduce the size of the current loop created
by the bypass cap and routing, minimize bypass cap impedance and return all currents to the GND pad.
Note: For Si47xx rev D parts, C1 is required on pin 11 (VA
). The C1 design guidelines described above should be followed.
For an illustration of these guidelines, refer to Figure 3.
C2 (22 nF) is an optional bypass capacitor for VA/LIN/DFS supply pin 16 (Si4702/03 only) and may be placed to
mitigate supply noise. Place C2 as close as possible to the VA/LIN/DFS pin 16 and GND pin 15. Place a via
connecting C2 VA supply to the power rail such that the cap is closer to the Si47xx than the via. Route C2 GND
directly and only to GND pin 15 with a wide, low inductance trace. Route GND/RIN/DOUT pin 15 to the GND pad if
designing only for the Si4702/03. If designing for all Si47xx devices, do not route GND/RIN/DOUT pin 15 to the
GND pad. In this case the on-chip connection between pin 15 and the GND pad will provide a ground connection.
These recommendations are made to reduce the size of the current loop created by the bypass cap and routing,
minimize bypass cap impedance and return all currents to the GND pad.
C3 (100 nF) is an optional bypass capacitor for the VIO supply pin 10 and may be placed to mitigate supply noise.
Place C3 as close as possible to the VIO pin 10 and the GND pin 12. Place a via connecting C3 VIO supply to the
power rail such that the cap is closer to the Si47xx than the via. Route C3 GND directly and only to GND pin 12
with a wide, low inductance trace. C3 GND should not be routed to GND via. These recommendations are made to
reduce the size of the current loop created by the bypass cap and routing, minimize bypass cap impedance and
return all currents to the GND pad.
Note: For Si47xx rev D parts, C3 is required on pin 10 (VD)
. The C3 design guidelines described above should be followed.
C6 and C7 (0.39µF) are ac coupling caps for transmitter audio input to VA/LIN/DFS pin 16 and GND/RIN/DOUT pin
15 (Si471x/2x analog audio input mode only). The input resistance of the transmitter audio input and the cap will
set the high pass pole given by Equation 1. The input resistance of the audio input is programmatically selectable
as 396 k
, 100 k, 74 k, or 60 k (default). Placement location is not critical.
Equation 1. High-Pass Pole Calculation
C8 and C9 (0.39 µF.) are ac coupling caps for receiver analog audio output from ROUT/DIN pin 13 and LOUT/DFS
pin 14 (Si470x/2x/3x/8x audio output mode only). The input resistance of the amplifier, such as a headphone
amplifier, and the capacitor will determine the high pass pole given by Equation 1. Placement location is not critical.
C10 and C11 (7–22 pF) are optional crystal loading caps required only when using the internal oscillator feature.
Refer to the crystal data sheet for the proper load capacitance and be certain to account for parasitic capacitance.
Place caps C10 and C11 such that they share a common GND connection and the current loop area of the crystal
and loading caps is minimized.
C12 and C13 (2.2 pF) are noise mitigation caps if digital audio option is in use. The caps need to be placed close to
the Si47xx chip.
X1 (32.768 kHz) is an optional crystal required only when using the internal oscillator feature. Place the crystal X1
as close to GPO3/DCLK pin 17 and RCLK pin 9 as possible to minimize current loops. Route the RCLK trace as far
from SDIO pin 8 and SDIO trace as possible to minimize capacitive coupling.
R1 (0
) is an optional jumper used to route the digital audio clock to GPO3/DCLK pin 17. R1 is only required for a
universal design which accommodates BOM population options selecting between crystal and digital audio
(Si4705/06/1x/2x/31/35/37/39/8x only).
fc
1
2
RC
----------------
=


类似零件编号 - SI4739

制造商部件名数据表功能描述
logo
Silicon Laboratories
Si4739 SILABS-Si4739 Datasheet
194Kb / 24P
   BROADCAST MULTI-BAND RADIO RECEIVER
SI4739 SILABS-SI4739 Datasheet
3Mb / 302P
   Si47XX PROGRAMMING GUIDE
SI4739 SILABS-SI4739 Datasheet
2Mb / 68P
   Si470X/1X/2X/3X/4X EVALUATION BOARD TEST PROCEDURE
Si4739 SILABS-Si4739 Datasheet
9Mb / 164P
   Thank you for purchasing the Silicon Laboratories
SI4739-B20 SILABS-SI4739-B20 Datasheet
624Kb / 38P
   BROADCAST WEATHER BAND RADIO RECEIVER
More results

类似说明 - SI4739

制造商部件名数据表功能描述
logo
Silicon Laboratories
AN400 SILABS-AN400 Datasheet
1Mb / 20P
   Si474X ANTENNA, SCHEMATIC, LAYOUT, AND DESIGN GUIDELINES
AN350 SILABS-AN350 Datasheet
1Mb / 8P
   Si4708/09 ANTENNA, SCHEMATIC, LAYOUT, AND DESIGN GUIDELINES
AN738 SILABS-AN738 Datasheet
1Mb / 37P
   Si4825/36-A ANTENNA, SCHEMATIC, LAYOUT, AND DESIGN GUIDELINES
AN555 SILABS-AN555 Datasheet
1Mb / 38P
   Si483X-B/Si4820/24 ANTENNA, SCHEMATIC, LAYOUT, AND DESIGN GUIDELINES
AN602 SILABS-AN602 Datasheet
1Mb / 38P
   Si4822/26/27/40/44 ANTENNA, SCHEMATIC, LAYOUT, AND DESIGN GUIDELINES
logo
Wolfson Microelectronic...
WM7210-1702-MS5-M-REV1 WOLFSON-WM7210-1702-MS5-M-REV1 Datasheet
167Kb / 8P
   Schematic and Layout
logo
Fairchild Semiconductor
AN-5061 FAIRCHILD-AN-5061 Datasheet
129Kb / 4P
   Layout Guidelines
logo
Silicon Laboratories
AN644 SILABS-AN644 Datasheet
1Mb / 15P
   Si477X LAYOUT GUIDELINES
logo
Fairchild Semiconductor
AN-1577 FAIRCHILD-AN-1577 Datasheet
622Kb / 6P
   SG1577A Layout Guidelines
logo
Texas Instruments
TLV320AIC24 TI-TLV320AIC24 Datasheet
983Kb / 53P
[Old version datasheet]   Layout and Grounding Guidelines for TLV320AIC2x
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com