数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CDCP1803RGERG4 数据表(PDF) 1 Page - Texas Instruments

部件名 CDCP1803RGERG4
功能描述  1:3 LVPECL CLOCK BUFFER
Download  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

CDCP1803RGERG4 数据表(HTML) 1 Page - Texas Instruments

  CDCP1803RGERG4 Datasheet HTML 1Page - Texas Instruments CDCP1803RGERG4 Datasheet HTML 2Page - Texas Instruments CDCP1803RGERG4 Datasheet HTML 3Page - Texas Instruments CDCP1803RGERG4 Datasheet HTML 4Page - Texas Instruments CDCP1803RGERG4 Datasheet HTML 5Page - Texas Instruments CDCP1803RGERG4 Datasheet HTML 6Page - Texas Instruments CDCP1803RGERG4 Datasheet HTML 7Page - Texas Instruments CDCP1803RGERG4 Datasheet HTML 8Page - Texas Instruments CDCP1803RGERG4 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 25 page
background image
(1) Thermal pad must be connected to VSS.
P0025-02
18
17
16
15
14
13
S0
VDD1
Y1
Y1
VDD1
VSS
1
2
3
4
5
6
EN
VDDPECL
IN
IN
VDDPECL
VBB
VSS(1)
RTH PACKAGE
(TOP VIEW)
VSS(1)
S0
VDD1
Y1
Y1
VDD1
VSS
18
17
16
15
14
13
1
2
3
4
5
6
EN
VDDPECL
IN
IN
VDDPECL
VBB
24
23
22 21
20
19
7
8
9
10
11
12
RGE PACKAGE
(TOP VIEW)
(1) Thermal pad must be connected to VSS.
P0024-02
CDCP1803
www.ti.com
SCAS727F – NOVEMBER 2003 – REVISED DECEMBER 2013
1:3 LVPECL CLOCK BUFFER
WITH PROGRAMMABLE DIVIDER
Check for Samples: CDCP1803
1
FEATURES
Distributes One Differential Clock Input to
Three LVPECL Differential Clock Outputs
Programmable Output Divider for Two LVPECL
Outputs
Low-Output Skew 15 ps (Typical)
VCC Range 3 V–3.6 V
Signaling Rate Up to 800-MHz LVPECL
Differential Input Stage for Wide Common-
Mode Range
Provides VBB Bias Voltage Output for Single-
Ended Input Signals
Receiver Input Threshold ±75 mV
24-Terminal QFN Package (4 mm × 4 mm)
Accepts Any Differential Signaling:
LVDS, HSTL, CML, VML, SSTL-2, and
Single-Ended: LVTTL/LVCMOS
DESCRIPTION
The CDCP1803 clock driver distributes one pair of
differential clock inputs to three pairs of LVPECL
differential clock outputs Y[2:0] and Y[2:0] with
minimum skew for clock distribution. The CDCP1803
is specifically designed for driving 50-
Ω transmission
lines.
The CDCP1803 has three control terminals, S0, S1,
and S2, to select different output mode settings; see
Table 1 for details. The CDCP1803 is characterized
for operation from –40°C to 85°C. For use in single-
ended
driver
applications,
the
CDCP1803
also
provides a VBB output terminal that can be directly
connected to the unused input as a common-mode
voltage reference.
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Copyright © 2003–2013, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.


类似零件编号 - CDCP1803RGERG4

制造商部件名数据表功能描述
logo
Texas Instruments
CDCP1803 TI-CDCP1803 Datasheet
308Kb / 19P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER
CDCP1803-EP TI1-CDCP1803-EP Datasheet
595Kb / 24P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER
CDCP1803MRGETEP TI1-CDCP1803MRGETEP Datasheet
595Kb / 24P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER
More results

类似说明 - CDCP1803RGERG4

制造商部件名数据表功能描述
logo
Texas Instruments
CDCP1803 TI-CDCP1803 Datasheet
308Kb / 19P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER
CDCP1803-EP TI1-CDCP1803-EP Datasheet
595Kb / 24P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER
logo
Integrated Device Techn...
85352 IDT-85352 Datasheet
358Kb / 20P
   LVPECL Clock Buffer
logo
Pericom Semiconductor C...
PI6C4911504D2 PERICOM-PI6C4911504D2 Datasheet
1Mb / 14P
   LVPECL Clock Buffer
logo
Asahi Kasei Microsystem...
AK8181A AKM-AK8181A Datasheet
253Kb / 8P
   3.3V LVPECL 1:4 Clock Fanout Buffer
logo
Dialog Semiconductor
SLG3SY3952 DIALOG-SLG3SY3952 Datasheet
117Kb / 10P
   1:3 Clock Buffer
logo
Silicon Laboratories
SI53321 SILABS-SI53321 Datasheet
1Mb / 28P
   1:10 LOW JITTER LVPECL CLOCK BUFFER
SI53322 SILABS-SI53322 Datasheet
1Mb / 22P
   1:2 LOW JITTER LVPECL CLOCK BUFFER
SI53320 SILABS-SI53320 Datasheet
1Mb / 25P
   1:5 LOW JITTER LVPECL CLOCK BUFFER
logo
Asahi Kasei Microsystem...
AK8181C AKM-AK8181C Datasheet
446Kb / 8P
   3.3V LVPECL 1:2 Clock Fanout Buffer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com