SI53314 datasheet(6/32 Pages) SILABS

部件名	SI53314

功能描述	1:6 LOW JITTER UNIVERSAL BUFFER/LEVEL

Download	32 Pages

Scroll/Zoom	100%

制造商	SILABS [Silicon Laboratories]

网页	http://www.silabs.com

标志

6 / 32 page

Si53314

6

Rev. 1.0

Table 8. Output Characteristics—LVCMOS

(VDDOX =1.8 V 5%, 2.5 V  5%, or 3.3 V 10%,TA = –40 to 85 °C)

Parameter

Symbol

Test Condition

Min

Typ

Max

Unit

Output Voltage High*

VOH

0.75 x VDDOX

——

V

Output Voltage Low*

VOL

—

0.25 x VDDOX

V

*Note:

IOH and IOL per the Output Signal Format Table for specific VDDOX and SFOUTX settings.

Table 9. Output Characteristics—HCSL

(VDDOX =3.3 V ± 10%, TA = –40 to 85 °C))

Parameter

Symbol

Test Condition

Min

Typ

Max

Unit

Output Voltage High

VOH

RL =50 Ω to GND

550

700

900

mV

Output Voltage Low

VOL

RL =50 Ω to GND

–150

0

150

mV

Single-Ended

Output Swing

VSE

RL =50 Ω to GND

450

700

850

mV

Crossing Voltage

VC

RL =50 Ω to GND

250

350

550

mV

Table 10. AC Characteristics

(VDD = VDDOX =1.8 V 5%, 2.5 V  5%, or 3.3 V 10%,TA = –40 to 85 °C)

Parameter

Symbol

Test Condition

Min

Typ

Max

Unit

Frequency

F

LVPECL, low power LVPECL, LVDS,

CML, HCSL

DC

—

1250

GHz

LVCMOS

DC

—

200

MHz

Duty Cycle

Note:

50% input duty cycle.

DC

200 MHz, 20/80%

TR/TF<10% of

period (LVCMOS)

(12 mA drive)

40

50

60

%

20/80% TR/TF<10% of period

(Differential)

47

50

53

%

Minimum Input Clock

Slew Rate

SR

Required to meet prop delay and

additive jitter specifications

(20–80%)

0.75

—

V/ns

Notes:

1.

HCSL measurements were made with receiver termination. See Figure 8 on page 17.

2.

Output to Output skew specified for outputs with an identical configuration.

3.

Defined as skew between any output on different devices operating at the same supply voltage, temperature, and and

equal load condition. Using the same type of inputs on each device, the outputs are measured at the differential cross

points.

4.

Measured for 156.25 MHz carrier frequency. Sine-wave noise added to VDDOX (3.3 V = 100 mVPP) and noise spur

amplitude measured. See “AN491: Power Supply Rejection for Low-Jitter Clocks” for further details.

类似零件编号 - SI53314

制造商	部件名	数据表	功能描述
Skyworks Solutions Inc.	SI53314	2Mb / 32P	1:6 LOW JITTER UNIVERSAL BUFFER/LEVEL TRANSLATOR WITH 2:1 INPUT MUX AND INDIVIDUAL OE (<1.25 GHZ) Rev. 1.0
Skyworks Solutions Inc.	SI53314-B-GM	2Mb / 32P	1:6 LOW JITTER UNIVERSAL BUFFER/LEVEL TRANSLATOR WITH 2:1 INPUT MUX AND INDIVIDUAL OE (<1.25 GHZ) Rev. 1.0

More results

类似说明 - SI53314

制造商	部件名	数据表	功能描述
Silicon Laboratories	SI53315	1Mb / 30P	1:10 LOW JITTER UNIVERSAL BUFFER/LEVEL
	SI53306	1Mb / 29P	1:4 LOW-JITTER UNIVERSAL BUFFER/LEVEL TRANSLATOR
	SI53311	1Mb / 30P	1:6 LOW JITTER UNIVERSAL BUFFER/LEVEL TRANSLATOR WITH 2:1 INPUT MUX
	SI53301	1Mb / 34P	1:6 LOW JITTER UNIVERSAL BUFFER/LEVEL TRANSLATOR WITH 2:1 INPUT MUX
Skyworks Solutions Inc.	SI53311	1Mb / 30P	1:6 LOW JITTER UNIVERSAL BUFFER/LEVEL TRANSLATOR WITH 2:1 INPUT MUX (<1.25 GHZ) Rev. 0.4
Silicon Laboratories	SI53307	1Mb / 30P	2:2 LOW JITTER UNIVERSAL BUFFER/LEVEL TRANSLATOR
	SI53304	1Mb / 33P	1:6 LOW JITTER UNIVERSAL BUFFER/LEVEL TRANSLATOR WITH 2:1 INPUT MUX AND INDIVIDUAL OE
	SI53312	1Mb / 33P	1:10 LOW JITTER UNIVERSAL BUFFER/LEVEL TRANSLATOR WITH 2:1 INPUT MUX
	SI53302	1Mb / 34P	1:10 LOW JITTER UNIVERSAL BUFFER/LEVEL TRANSLATOR WITH 2:1 INPUT MUX
Skyworks Solutions Inc.	SI53314	2Mb / 32P	1:6 LOW JITTER UNIVERSAL BUFFER/LEVEL TRANSLATOR WITH 2:1 INPUT MUX AND INDIVIDUAL OE (<1.25 GHZ) Rev. 1.0