数据搜索系统,热门电子元器件搜索 |
|
SI599 数据表(PDF) 9 Page - Silicon Laboratories |
|
SI599 数据表(HTML) 9 Page - Silicon Laboratories |
9 / 28 page Si598/Si599 Rev. 1.0 9 Table 7. CLK± Output Period Jitter (Typical values TA = 25 ºC, VDD = 3.3 V unless otherwise noted) Parameter Symbol Test Condition Min Typ Max Units Period Jitter* JPER RMS — 3 — ps Peak-to-Peak — 35 — ps *Note: Any output mode, including CMOS, LVPECL, LVDS, CML. N = 1000 cycles. Table 8. CLK± Output Phase Noise (Typical, Si599) (Typical values TA = 25 ºC, VDD =3.3 V) Offset Frequency 74.25 MHz 185 ppm/V LVPECL 148.5 MHz 185 ppm/V LVPECL 155.52 MHz 95 ppm/V LVPECL Units 100 Hz 1kHz 10 kHz 100 kHz 1MHz 10 MHz 20 MHz –77 –101 –121 –134 –149 –151 –150 –68 –95 –116 –128 –144 –147 –148 –77 –101 –119 –127 –144 –147 –148 dBc/Hz dBc/Hz dBc/Hz dBc/Hz dBc/Hz dBc/Hz dBc/Hz Table 9. Power Supply Noise Rejection (Typical values TA = 25 ºC, VDD =3.3 V) Parameter Symbol Test Condition Min Typ Max Units RMS Additive Jitter due to Power Supply Noise* φPSRR 100 kHz — 0.32 — ps 300 kHz — 0.36 — ps 700 kHz — 0.36 — ps 1MHz — 0.32 — ps *Note: Measured with 100 mVp-p sinusoid applied to power supply pin. VDD = 3.3 V, LVPECL. Table 10. Spurious Performance (Typical values TA = 25 ºC, VDD =3.3 V) Parameter Symbol Test Condition Min Typ Max Units Spurious Free Dynamic Range SFDR LVPECL, LVDS, CML1 —75 — dB LVPECL, LVDS, CML2 —64 — dB CMOS1 —77 — dB Notes: 1. 10 to 160 MHz. 2. 10 to 810 MHz. |
类似零件编号 - SI599 |
|
类似说明 - SI599 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |