数据搜索系统,热门电子元器件搜索
  Chinese  ▼

Delete All
ON OFF
ALLDATASHEETCN.COM

X  

预览 PDF Download HTML

MT46V128M4 数据表(PDF) 2 Page - Micron Technology

部件名 MT46V128M4
功能描述  DOUBLE DATA RATE DDR SDRAM
Download  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICRON [Micron Technology]
网页  http://www.micron.com
标志 MICRON - Micron Technology

MT46V128M4 数据表(HTML) 2 Page - Micron Technology

  MT46V128M4 Datasheet HTML 1Page - Micron Technology MT46V128M4 Datasheet HTML 2Page - Micron Technology MT46V128M4 Datasheet HTML 3Page - Micron Technology MT46V128M4 Datasheet HTML 4Page - Micron Technology MT46V128M4 Datasheet HTML 5Page - Micron Technology MT46V128M4 Datasheet HTML 6Page - Micron Technology MT46V128M4 Datasheet HTML 7Page - Micron Technology MT46V128M4 Datasheet HTML 8Page - Micron Technology MT46V128M4 Datasheet HTML 9Page - Micron Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 68 page
background image
2
512Mb: x4, x8, x16 DDR SDRAM
Micron Technology, Inc., reserves the right to change products or specifications without notice.
512Mx4x8x16DDR_B.p65 – Rev. B; Pub 4/01
©2001, Micron Technology, Inc.
512Mb: x4, x8, x16
DDR SDRAM
ADVANCE
GENERAL DESCRIPTION
The 512Mb DDR SDRAM is a high-speed CMOS,
dynamic
random-access
memory
containing
536,870,912 bits. It is internally configured as a quad-
bank DRAM.
The 512Mb DDR SDRAM uses a double data rate
architecture to achieve high-speed operation. The
double data rate architecture is essentially a 2n-
prefetch architecture with an interface designed to
transfer two data words per clock cycle at the I/O pins.
A single read or write access for the 512Mb DDR SDRAM
effectively consists of a single 2n-bit wide, one-clock-
cycle data transfer at the internal DRAM core and two
corresponding n-bit wide, one-half-clock-cycle data
transfers at the I/O pins.
A bidirectional data strobe (DQS) is transmitted ex-
ternally, along with data, for use in data capture at the
receiver. DQS is a strobe transmitted by the DDR
SDRAM during READs and by the memory controller
during WRITEs. DQS is edge-aligned with data for
READs and center-aligned with data for WRITEs. The
x16 offering has two data strobes, one for the lower byte
and one for the upper byte.
The 512Mb DDR SDRAM operates from a differen-
tial clock (CK and CK#); the crossing of CK going HIGH
and CK# going LOW will be referred to as the positive
edge of CK. Commands (address and control signals)
are registered at every positive edge of CK. Input data
is registered on both edges of DQS, and output data is
referenced to both edges of DQS, as well as to both
edges of CK.
Read and write accesses to the DDR SDRAM are
burst oriented; accesses start at a selected location and
continue for a programmed number of locations in a
programmed sequence. Accesses begin with the regis-
tration of an ACTIVE command, which is then followed
by a READ or WRITE command. The address bits regis-
tered coincident with the ACTIVE command are used
to select the bank and row to be accessed. The address
bits registered coincident with the READ or WRITE com-
mand are used to select the bank and the starting col-
umn location for the burst access.
The DDR SDRAM provides for programmable READ
or WRITE burst lengths of 2, 4, or 8 locations. An auto
precharge function may be enabled to provide a self-
timed row precharge that is initiated at the end of the
burst access.
As with standard SDR SDRAMs, the pipelined,
multibank architecture of DDR SDRAMs allows for con-
current operation, thereby providing high effective
bandwidth by hiding row precharge and activation
time.
An auto refresh mode is provided, along with a
power-saving power-down mode. All inputs are com-
patible with the JEDEC Standard for SSTL_2. All full
drive strength outputs are SSTL_2, Class II compat-
ible.
NOTE: 1. The functionality and the timing specifications
discussed in this data sheet are for the DLL-enabled
mode of operation.
2. Throughout the data sheet, the various figures and
text refer to DQs as “DQ.” The DQ term is to be
interpreted as any and all DQ collectively, unless
specifically stated otherwise. Additionally, the x16 is
divided in to two bytes—the lower byte and upper
byte. For the lower byte (DQ0 through DQ7) DM
refers to LDM and DQS refers to LDQS; and for the
upper byte (DQ8 through DQ15) DM refers to UDM
and DQS refers to UDQS.
(Note: xx= -75, -75Z, or -8)
512Mb DDR SDRAM PART NUMBERS
PART NUMBER
CONFIGURATION
I/O DRIVE LEVEL
REFRESHOPTION
MT46V128M4TG-xx
128 Meg x 4
Full Drive
Standard
MT46V128M4TG-xxL
128 Meg x 4
Full Drive
Low Power
MT46V64M8TG-xx
64 Meg x 8
Full Drive
Standard
MT46V64M8TG-xxL
64 Meg x 8
Full Drive
Low Power
MT46V32M16TG-xx
32 Meg x 16
Programmable Drive
Standard
MT46V32M16TG-xxL
32 Meg x 16
Programmable Drive
Low Power


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68 


数据表 下载

Go To PDF Page

相关电子零件

部件名功能描述Html View制造商
MT46V4M32 DOUBLE DATA RATE DDR SDRAM 1  2  3  4  5  More Micron Technology
MT46V64M4 DOUBLE DATA RATE DDR SDRAM 1  2  3  4  5  More Micron Technology
MT46H16M16 Mobile Double Data Rate DDR SDRAM 1  2  3  Micron Technology
MT46H8M16LF Mobile Double Data Rate DDR SDRAM 1  2  3  Micron Technology
MT46H32M16 Mobile Double Data Rate DDR SDRAM 1  2  3  Micron Technology
SAA32M4 DOUBLE DATA RATE DDR SDRAM 1  2  3  4  5  More List of Unclassifed Manufacturers
MT46V256M4 DOUBLE DATA RATE DDR SDRAM 1  2  3  4  5  More Micron Technology
MT46V16M8 DOUBLE DATA RATE DDR SDRAM 1  2  3  4  5  More Micron Technology
MT46V2M32V1 DOUBLE DATA RATE DDR SDRAM 1  2  3  4  5  More Micron Technology
MT46V32M4-1 DOUBLE DATA RATE DDR SDRAM 1  2  3  4  5  More Micron Technology

链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn