数据搜索系统,热门电子元器件搜索 |
|
SM39R04G1 数据表(PDF) 3 Page - SyncMOS Technologies,Inc |
|
SM39R04G1 数据表(HTML) 3 Page - SyncMOS Technologies,Inc |
3 / 47 page SM39R04G1 8-Bit Micro-controller 4KB with ISP Flash & 256B RAM embedded Specifications subject to change without notice contact your sales representatives for the most recent information. ISSFD-M053 3 Ver.H SM39R04G1 08/2013 Product List SM39R04G1W14NP, SM39R04G1W14OP, SM39R04G1W10MP Description The original 8052 had 12-clock architecture. A machine cycle needed 12 clocks and most instructions were either one or two machine cycles. Thus except for the MUL and DIV instructions, the 8052 used either 12 or 24 clocks for each instruction. Furthermore, each cycle in the 8052 used two memory fetches. In many cases the second fetch was dummy, and extra clocks were wasted. The SM39R04G1 is a core of a fast single-chip 8-bit microcontroller. It is a fully functional 8-bit embedded controller that executes all ASM51 instructions and has the same instruction set as the MCS-51. Ordering Information SM39R04G1ihhkL yymmv i: process identifier {W = 2.7V ~ 5.5V} hh: pin count k: package type postfix {as table below } L:PB Free identifier {No text is Non-PB free, ”P” is PB free} yy: year mm: month v: version identifier{ A, B,…} Postfix Package Pin / Pad Configuration N PDIP (300 mil) Page 4 O SOP (150 mil) Page 4 M MSOP (118 mil) Page 4 Contact SyncMOS : www.syncmos.com.tw 6F, No.10-2 Li- Hsin 1st Road , SBIP, Hsinchu, Taiwan TEL: 886-3-567-1820 FAX: 886-3-567-1891 Features Operating Voltage: 2.7V ~ 5.5V High speed architecture of 1 clock/machine cycle runs up to 25MHz. 1~8T modes are software programmable. Instruction-set compatible with MCS-51. Internal OSC with range 1MHz~24MHz 4K Bytes on-chip flash program memory. 256 bytes RAM as standard 8052, One serial peripheral interfaces in full duplex mode. Synchronous mode, fixed baud rate, 8-bit UART mode, variable baud rate. 9-bit UART mode, fixed baud rate, 9-bit UART mode, variable baud rate. Additional Baud Rate Generator Two 16-bit Timer/Counters. (Timer 0, 1) 12 GPIOs(14L PDIP/SOP) Programmable watchdog timer. One IIC interface. (Master/Slave mode) On –chip flash memories support ISP/IAP/ICP and EEPROM functions. ISP service program space configurable in N*256 byte (N=0 to 4) size. On-Chip in-circuit emulator (ICE) functions with On-Chip Debugger (OCD). EMI reduction mode (ALE output inhibited). LVI/LVR. IO PAD ESD over 4KV. Enhance user code protection. External interrupt 0, 1 with four priority levels. Power management unit for IDLE and power down modes. |
类似零件编号 - SM39R04G1 |
|
类似说明 - SM39R04G1 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |