数据搜索系统,热门电子元器件搜索 |
|
16LF628A 数据表(PDF) 48 Page - Microchip Technology |
|
16LF628A 数据表(HTML) 48 Page - Microchip Technology |
48 / 168 page PIC16F627A/628A/648A DS40044A-page 46 Preliminary 2002 Microchip Technology Inc. 6.3 Timer0 Prescaler An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer. A prescaler assignment for the Timer0 module means that there is no postscaler for the Watchdog Timer, and vice-versa. The PSA and PS2:PS0 bits (OPTION<3:0>) determine the prescaler assignment and prescale ratio. When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x....etc.) will clear the pres- caler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable. FIGURE 6-1: BLOCK DIAGRAM OF THE TIMER0/WDT T0CKI T0SE PIN F OSC/4 SYNC 2 CYCLES TMR0 REG 8-TO-1MUX WATCHDOG TIMER PSA WDT TIME OUT PS0 - PS2 8 . PSA WDT ENABLE BIT DATA BUS SET FLAG BIT T0IF ON OVERFLOW 8 PSA Note: T0SE, T0CS, PSA, PS0-PS2 are bits in the Option Register. T0CS WDT POSTSCALER/ TMR0 PRESCALER 1 0 1 0 1 0 1 0 TMR1 Clock Source |
类似零件编号 - 16LF628A |
|
类似说明 - 16LF628A |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |