数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ISL22317WFRTZ 数据表(PDF) 11 Page - Intersil Corporation

部件名 ISL22317WFRTZ
功能描述  Low Noise, Low Power, I2C??Bus, 128 Taps
Download  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  INTERSIL [Intersil Corporation]
网页  http://www.intersil.com/cda/home
标志 INTERSIL - Intersil Corporation

ISL22317WFRTZ 数据表(HTML) 11 Page - Intersil Corporation

Back Button ISL22317WFRTZ Datasheet HTML 7Page - Intersil Corporation ISL22317WFRTZ Datasheet HTML 8Page - Intersil Corporation ISL22317WFRTZ Datasheet HTML 9Page - Intersil Corporation ISL22317WFRTZ Datasheet HTML 10Page - Intersil Corporation ISL22317WFRTZ Datasheet HTML 11Page - Intersil Corporation ISL22317WFRTZ Datasheet HTML 12Page - Intersil Corporation ISL22317WFRTZ Datasheet HTML 13Page - Intersil Corporation ISL22317WFRTZ Datasheet HTML 14Page - Intersil Corporation ISL22317WFRTZ Datasheet HTML 15Page - Intersil Corporation  
Zoom Inzoom in Zoom Outzoom out
 11 / 15 page
background image
11
FN6912.1
April 15, 2010
ISL22317. A maximum of two ISL22317 devices may occupy
the I2C serial bus with addresses 50h and 54h.
Principles of Operation
The ISL22317 is an integrated circuit incorporating one DCP
with its associated registers, non-volatile memory and an I2C
serial interface providing direct communication between a
host and the potentiometer and memory. The resistor array
is comprised of individual resistors connected in series. At
either end of the array and between each resistor, is an
electronic switch that transfers the potential at that point to
the wiper.
The electronic switches on the device operate in a “make
before break” mode when the wiper changes tap positions.
When the device is powered down, the last value stored in
IVR will be maintained in the non-volatile memory. When
power is restored, the contents of the IVR is recalled and
loaded into the WR to set the wiper to the initial value.
DCP Description
The DCP is implemented with a combination of resistor
elements and CMOS switches. The physical ends of each
DCP are equivalent to the fixed terminals of a mechanical
potentiometer (RH and RL pins). The RW pin of the DCP is
connected to intermediate nodes, and is equivalent to the
wiper terminal of a mechanical potentiometer. The position
of the wiper terminal within the DCP is controlled by a 7-bit
volatile Wiper Register (WR). When the WR of a DCP
contains all zeroes (WR<6:0>: 00h), its wiper terminal (RW)
is closest to its “Low” terminal (RL). When the WR register of
a DCP contains all ones (WR<6:0>: 7Fh), its wiper terminal
(RW) is closest to its “High” terminal (RH). As the value of
the WR increases from all zeroes (0) to all ones (127
decimal), the wiper moves monotonically from the position
closest to RL to the closest to RH.
While the ISL22317 is being powered up, the WR is reset to
40h (64 decimal), which locates RW roughly at the center
between RL and RH. After the power supply voltage
becomes large enough for reliable non-volatile memory
reading, the WR will be reload with the value stored in a
non-volatile Initial Value Register (IVR).
The WR and IVR can be read or written to directly using the
I2C serial interface as described in the following sections.
Memory Description
The ISL22317 contains one non-volatile 8-bit Initial Value
Register (IVR), one 8-bit non-volatile Mode Select Register
(MSR), and two volatile 8-bit registers: Wiper Register (WR)
and Access Control Register (ACR). Memory map of ISL22317
is in Table 1. The non-volatile register (IVR) at address 0,
contains initial wiper position and the volatile register (WR)
contains current wiper position.
The non-volatile IVR and volatile WR registers are
accessible with the same address 0.
The ISL22317 is pre-programed with 40h in the IVR.
The Access Control Register (ACR) at address 2 contains
information and control bits described below in Table 2.
The VOL bit (ACR<7>) determines whether the access is to
wiper registers WR or initial value registers IVR.
If VOL bit is 0, the non-volatile IVR register is accessible. If
VOL bit is 1, only the volatile WR is accessible. Note, value
is written to IVR register also is written to the WR. The
default value of this bit is 0.
The SHDN bit (ACR<6>) disables or enables Shutdown mode.
When this bit is 0, DCP is in Shutdown mode. Default value of
SHDN bit is 1.
The WIP bit (ACR<5>) is read only bit. It indicates that
non-volatile write operation is in progress. It is impossible to
write to the WR or ACR while WIP bit is 1.
The Mode Select Bit in Mode Select Register (MSR<7>) at
address 1 allows selection of Rheostat or Voltage Divider
Mode, see Table 3.
When this bit is 0, DCP is in two-terminal Rheostat Mode. In
Rheostat Mode, the RH pin should be left unconnected and
DCP can be used as variable resistor between RW and RL
pins.
When this bit is 1, DCP is in three-terminal Voltage Divider
Mode. In Voltage Divider Mode, signal is applied between
RH and RL terminals. Total resistance between RH and RL
terminals is precisely matched to external reference resistor.
Refer to reference resistor value in “Analog Specifications”
Table on page 3.
Default value of Mode Select Bit is 0.
The Precision Off bit (MSR<6>) allows the user to turn off
the matching mechanism and use the device as a regular,
TABLE 1. MEMORY MAP
ADDRESS
(hex)
NON-VOLATILE
VOLATILE
2NA
ACR
1
Mode Select Register
NA
0IVR
WR
TABLE 2. ACCESS CONTROL REGISTER (ACR)
VOL
SHDN
WIP
00000
(MSB)
(LSB)
TABLE 3. MODE SELECT REGISTER (MSR)
Mode
Select
Precision
Off
x
xxxxx
(MSB)
(LSB)
ISL22317


类似零件编号 - ISL22317WFRTZ

制造商部件名数据表功能描述
logo
Intersil Corporation
ISL22317WFRTZ INTERSIL-ISL22317WFRTZ Datasheet
487Kb / 15P
   Precision Single Digitally Controlled Potentiometer (XDCP??
ISL22317WFRTZ INTERSIL-ISL22317WFRTZ Datasheet
603Kb / 15P
   Precision Single Digitally Controlled Potentiometer (XDCP??
logo
Renesas Technology Corp
ISL22317WFRTZ RENESAS-ISL22317WFRTZ Datasheet
848Kb / 15P
   Precision Single Digitally Controlled Potentiometer (XDCP?? Low Noise, Low Power, I2C??Bus, 128 Taps
More results

类似说明 - ISL22317WFRTZ

制造商部件名数据表功能描述
logo
Intersil Corporation
ISL22316UFU10Z INTERSIL-ISL22316UFU10Z Datasheet
605Kb / 16P
   Low Noise, Low Power I2C??Bus,128 Taps
August 14, 2015
ISL22326UFV14Z INTERSIL-ISL22326UFV14Z Datasheet
612Kb / 17P
   Low Noise, Low Power, I2C™ Bus, 128 Taps
September 9, 2015
ISL22326WMVEP INTERSIL-ISL22326WMVEP Datasheet
103Kb / 3P
   Low Noise, Low Power, I2C® Bus, 128 Taps
November 11, 2011
ISL22346WMVEP INTERSIL-ISL22346WMVEP Datasheet
101Kb / 3P
   Low Noise, Low Power I2C® Bus, 128 Taps
November 11, 2011
ISL22346UFV20Z INTERSIL-ISL22346UFV20Z Datasheet
583Kb / 16P
   2Low Noise, Low Power I2C??Bus,128 Taps
September 3, 2009
ISL22346WMVEP INTERSIL-ISL22346WMVEP Datasheet
99Kb / 3P
   Low Noise, Low Power I2C짰 Bus, 128 Taps
ISL22426 INTERSIL-ISL22426 Datasheet
627Kb / 15P
   Low Noise, Low Power, SPI Bus, 128 Taps
ISL22316WMUEP INTERSIL-ISL22316WMUEP Datasheet
102Kb / 3P
   Low Noise, Low Power I2C짰 Bus, 128 Taps
ISL22326WMVEP INTERSIL-ISL22326WMVEP Datasheet
101Kb / 3P
   Low Noise, Low Power, I2C짰 Bus, 128 Taps
ISL22316WMUEP INTERSIL-ISL22316WMUEP Datasheet
103Kb / 3P
   Low Noise, Low Power I2C짰 Bus, 128 Taps
November 11, 2011
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com