数据搜索系统,热门电子元器件搜索 |
|
GS1670A 数据表(PDF) 9 Page - Gennum Corporation |
|
GS1670A 数据表(HTML) 9 Page - Gennum Corporation |
9 / 130 page GS1670A HD/SD SDI Receiver Data Sheet 54388 - 1 September 2012 9 of 130 A5, A6, B5, B6, C5, C6 STAT[0:5] Output MULTI-FUNCTIONAL OUTPUT PORT. Please refer to the Output Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility. Each of the STAT [0:5] pins can be configured individually to output one of the following signals: Signal H/HSYNC V/VSYNC F/DE LOCKED Y/1ANC C/2ANC DATA ERROR VIDEO ERROR AUDIO ERROR EDH DETECTED CARRIER DETECT RATE_DET Default STAT0 STAT1 STAT2 STAT3 STAT4 − STAT5 − − − − − A7, D10, G10, K7 IO_VDD Input Power POWER connection for digital I/O. Connect to 3.3V or 1.8V DC digital. A8 PCLK Output PARALLEL DATA BUS CLOCK Please refer to the Output Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility. HD 10-bit modePCLK @ 148.5 or 148.5/1.001MHz HD 20-bit modePCLK @ 74.25 or 74.25/1.001MHz SD 10-bit modePCLK @ 27MHz SD 20-bit modePCLK @ 13.5MHz Table 1-1: Pin Descriptions (Continued) Pin Number Name Timing Type Description |
类似零件编号 - GS1670A |
|
类似说明 - GS1670A |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |