数据搜索系统,热门电子元器件搜索 |
|
LTC1430 数据表(PDF) 4 Page - Linear Technology |
|
LTC1430 数据表(HTML) 4 Page - Linear Technology |
4 / 16 page 4 LTC1430 G1 (Pin 1/Pin 1): Driver Output 1. Connect this pin to the gate of the upper N-channel MOSFET, M1. This output will swing from PVCC1 to PGND. It will always be low when G2 is high. PVCC1 (Pin 2/Pin 2): Power VCC for Driver 1. This is the power supply input for G1. G1 will swing from PGND to PVCC1. PVCC1 must be connected to a potential of at least PVCC + VGS(ON)(M1). This potential can be generated using an external supply or a simple charge pump con- nected to the switching node between the upper MOSFET and the lower MOSFET; see Applications Information for details. PGND (Pin 3/Pin 3): Power Ground. Both drivers return to this pin. It should be connected to a low impedance ground in close proximity to the source of M2. 8-lead parts have PGND and GND tied together at pin 3. GND (Pin 4/Pin 3): Signal Ground. All low power internal circuitry returns to this pin. To minimize regulation errors due to ground currents, GND should be connected to PGND right at the LTC1430. 8-lead parts have PGND and GND tied together internally at pin 3. SENSE –, FB, SENSE + (Pins 5, 6, 7/Pin 4): These three pins connect to the internal resistor divider and to the internal feedback node. To use the internal divider to set the output voltage to 3.3V, connect SENSE + to the positive terminal of the output capacitor and SENSE – to the nega- tive terminal. FB should be left floating in applications that use the internal divider. To use an external resistor divider to set the output voltage, float SENSE + and SENSE – and connect the external resistor divider to FB. SHDN (Pin 8/Pin 5): Shutdown. A TTL compatible low level at SHDN for longer than 50 µs puts the LTC1430 into shutdown mode. In shutdown, G1 and G2 go low, all internal circuits are disabled and the quiescent current drops to 10 µA max. A TTL compatible high level at SHDN allows the part to operate normally. SS (Pin 9/NA): Soft-Start. The SS pin allows an external capacitor to be connected to implement a soft-start func- tion. An external capacitor from SS to ground controls the start-up time and also compensates the current limit loop, allowing the LTC1430 to enter and exit current limit cleanly. See Applications Information for more details. COMP (Pin 10/Pin 6): External Compensation. The COMP pin is connected directly to the output of the error amplifier and the input of the PWM. An RC network is used at this node to compensate the feedback loop to provide opti- mum transient response. See Applications Information for compensation details. FREQSET (Pin 11/NA): Frequency Set. This pin is used to set the free running frequency of the internal oscillator. With the pin floating, the oscillator runs at about 200kHz. A resistor from FREQSET to ground will speed up the oscillator; a resistor to VCC will slow it down. See Applica- tions Information for resistor selection details. IMAX (Pin 12/NA): Current Limit Set. IMAX sets the thresh- old for the internal current limit comparator. If IFB drops below IMAX with G1 on, the LTC1430 will go into current limit. IMAX has a 12µA pull-down to GND. It can be adjusted with an external resistor to PVCC or an external voltage source. IFB (Pin 13/NA): Current Limit Sense. Connect to the switched node at the source of M1 and the drain of M2 through a 1k resistor. The 1k resistor is required to prevent voltage transients from damaging IFB. This pin can be taken up to 18V above GND without damage. VCC (Pin 14/Pin 7): Power Supply. All low power internal circuits draw their supply from this pin. Connect to a clean power supply, separate from the main PVCC supply at the drain of M1. This pin requires a 4.7 µF bypass capacitor. 8-lead parts have VCC and PVCC2 tied together at pin 7 and require a 10 µF bypass to GND. PVCC2 (Pin 15/Pin 7): Power VCC for Driver 2. This is the power supply input for G2. G2 will swing from GND to PVCC2. PVCC2 is usually connected to the main high power supply. The 8-lead parts have VCC and PVCC2 tied together at pin 7 and require a 10 µF bypass to GND. G2 (Pin 16/Pin 8): Driver Output 2. Connect this pin to the gate of the lower N-channel MOSFET, M2. This output will swing from PVCC2 to PGND. It will always be low when G1 is high. (16-Lead Package/8-Lead Package) PI FU CTIO S |
类似零件编号 - LTC1430 |
|
类似说明 - LTC1430 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |