数据搜索系统,热门电子元器件搜索
  Chinese  ▼

Delete All
ON OFF
ALLDATASHEETCN.COM

X  

预览 PDF Download HTML

ISPMACH4ACPLDFAMILY 数据表(PDF) 1 Page - Lattice Semiconductor

部件名 ISPMACH4ACPLDFAMILY
功能描述  High Performance E 2 CMOS In-System Programmable Logic
Download  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  LATTICE [Lattice Semiconductor]
网页  http://www.latticesemi.com
标志 LATTICE - Lattice Semiconductor

ISPMACH4ACPLDFAMILY 数据表(HTML) 1 Page - Lattice Semiconductor

  ISPMACH4ACPLDFAMILY Datasheet HTML 1Page - Lattice Semiconductor ISPMACH4ACPLDFAMILY Datasheet HTML 2Page - Lattice Semiconductor ISPMACH4ACPLDFAMILY Datasheet HTML 3Page - Lattice Semiconductor ISPMACH4ACPLDFAMILY Datasheet HTML 4Page - Lattice Semiconductor ISPMACH4ACPLDFAMILY Datasheet HTML 5Page - Lattice Semiconductor ISPMACH4ACPLDFAMILY Datasheet HTML 6Page - Lattice Semiconductor ISPMACH4ACPLDFAMILY Datasheet HTML 7Page - Lattice Semiconductor ISPMACH4ACPLDFAMILY Datasheet HTML 8Page - Lattice Semiconductor ISPMACH4ACPLDFAMILY Datasheet HTML 9Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 62 page
background image
Publication# ISPM4A
Rev: D
Amendment/0
Issue Date: August 2000
ispMACH4A CPLD Family
High Performance E2CMOS®
In-System Programmable Logic
FEATURES
x
High-performance, E2CMOS 3.3-V & 5-V CPLD families
x
Flexible architecture for rapid logic designs
— Excellent First-Time-FitTM and refit feature
— SpeedLockingTM performance for guaranteed fixed timing
— Central, input and output switch matrices for 100% routability and 100% pin-out retention
x
High speed
— 5.0ns tPD Commercial and 7.5ns tPD Industrial
— 182MHz fCNT
x
32 to 512 macrocells; 32 to 768 registers
x
44 to 388 pins in PLCC, PQFP, TQFP, BGA, fpBGA and caBGA packages
x
Flexible architecture for a wide range of design styles
— D/T registers and latches
— Synchronous or asynchronous mode
— Dedicated input registers
— Programmable polarity
— Reset/ preset swapping
x
Advanced capabilities for easy system integration
— 3.3-V & 5-V JEDEC-compliant operations
— JTAG (IEEE 1149.1) compliant for boundary scan testing
— 3.3-V & 5-V JTAG in-system programming
— PCI compliant (-5/-55/-6/-65/-7/-10/-12 speed grades)
— Safe for mixed supply voltage system designs
— Programmable pull-up or Bus-FriendlyTM inputs and I/Os
— Hot-socketing
— Programmable security bit
— Individual output slew rate control
x
Advanced E2CMOS process provides high-performance, cost-effective solutions
x
Supported by ispDesignEXPERTTM software for rapid logic development
— Supports HDL design methodologies with results optimized for ispMACH 4A
— Flexibility to adapt to user requirements
— Software partnerships that ensure customer success
x
Lattice and third-party hardware programming support
— LatticePROTM software for in-system programmability support on PCs and automated test
equipment
— Programming support on all major programmers including Data I/O, BP Microsystems, Advin,
and System General


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62 


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn