数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

GAL20LV8ZD 数据表(PDF) 3 Page - Lattice Semiconductor

部件名 GAL20LV8ZD
功能描述  Low Voltage, Zero Power E2CMOS PLD Generic Array Logic
Download  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  LATTICE [Lattice Semiconductor]
网页  http://www.latticesemi.com
标志 LATTICE - Lattice Semiconductor

GAL20LV8ZD 数据表(HTML) 3 Page - Lattice Semiconductor

  GAL20LV8ZD Datasheet HTML 1Page - Lattice Semiconductor GAL20LV8ZD Datasheet HTML 2Page - Lattice Semiconductor GAL20LV8ZD Datasheet HTML 3Page - Lattice Semiconductor GAL20LV8ZD Datasheet HTML 4Page - Lattice Semiconductor GAL20LV8ZD Datasheet HTML 5Page - Lattice Semiconductor GAL20LV8ZD Datasheet HTML 6Page - Lattice Semiconductor GAL20LV8ZD Datasheet HTML 7Page - Lattice Semiconductor GAL20LV8ZD Datasheet HTML 8Page - Lattice Semiconductor GAL20LV8ZD Datasheet HTML 9Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 18 page
background image
Specifications GAL20LV8ZD
3
The following discussion pertains to configuring the output logic
macrocell. It should be noted that actual implementation is accom-
plished by development software/hardware and is completely trans-
parent to the user.
There are three global OLMC configuration modes possible:
simple, complex, and registered. Details of each of these modes
is illustrated in the following pages. Two global bits, SYN and AC0,
control the mode configuration for all macrocells. The XOR bit of
each macrocell controls the polarity of the output in any of the three
modes, while the AC1 bit of each of the macrocells controls the in-
put/output configuration. These two global and 16 individual archi-
tecture bits define all possible configurations in a GAL20LV8ZD.
The information given on these architecture bits is only to give a
better understanding of the device. Compiler software will trans-
parently set these architecture bits from the pin definitions, so the
user should not need to directly manipulate these architecture bits.
Software compilers support the three different global OLMC modes
as different device types. Most compilers also have the ability to
automatically select the device type, generally based on the register
usage and output enable (OE) usage. Register usage on the device
forces the software to choose the registered mode. All combina-
torial outputs with OE controlled by the product term will force the
software to choose the complex mode. The software will choose
the simple mode only when all outputs are dedicated combinatorial
without OE control. For further details, refer to the compiler soft-
ware manuals.
When using compiler software to configure the device, the user
must pay special attention to the following restrictions in each mode.
In registered mode pin 2 and pin 16 are permanently configured
as clock and output enable, respectively. These pins cannot be con-
figured as dedicated inputs in the registered mode.
In complex mode pin 2 and pin 16 become dedicated inputs and
use the feedback paths of pin 26 and pin 18 respectively. Because
of this feedback path usage, pin 26 and pin 18 do not have the
feedback option in this mode.
In simple mode all feedback paths of the output pins are routed
via the adjacent pins. In doing so, the two inner most pins ( pins
21 and 23) will not have the feedback option as these pins are
always configured as dedicated combinatorial output.
When using the standard GAL20V8 JEDEC fuse pattern generated
by the logic compilers for the GAL20LV8ZD, special attention must
be given to pin 5 (DPP) to make sure that it is not used as one of
the functional inputs.
Output Logic Macrocell (OLMC)
Compiler Support for OLMC


类似零件编号 - GAL20LV8ZD

制造商部件名数据表功能描述
logo
Lattice Semiconductor
GAL20LV8 LATTICE-GAL20LV8 Datasheet
284Kb / 17P
   Low Voltage E2CMOS PLD Generic Array Logic
GAL20LV8D-3LJ LATTICE-GAL20LV8D-3LJ Datasheet
284Kb / 17P
   Low Voltage E2CMOS PLD Generic Array Logic
GAL20LV8D-5LJ LATTICE-GAL20LV8D-5LJ Datasheet
284Kb / 17P
   Low Voltage E2CMOS PLD Generic Array Logic
GAL20LV8D-7LJ LATTICE-GAL20LV8D-7LJ Datasheet
284Kb / 17P
   Low Voltage E2CMOS PLD Generic Array Logic
More results

类似说明 - GAL20LV8ZD

制造商部件名数据表功能描述
logo
Lattice Semiconductor
GAL16LV8ZD LATTICE-GAL16LV8ZD Datasheet
270Kb / 18P
   Low Voltage, Zero Power E2CMOS PLD Generic Array Logic
GAL16LV8 LATTICE-GAL16LV8 Datasheet
338Kb / 22P
   Low Voltage E2CMOS PLD Generic Array Logic
GAL26CLV12 LATTICE-GAL26CLV12 Datasheet
225Kb / 13P
   Low Voltage E2CMOS PLD Generic Array Logic
GAL22LV10 LATTICE-GAL22LV10 Datasheet
218Kb / 18P
   Low Voltage E2CMOS PLD Generic Array Logic?
GAL16LV8 LATTICE-GAL16LV8_04 Datasheet
282Kb / 22P
   Low Voltage E2CMOS PLD Generic Array Logic?
GAL20LV8 LATTICE-GAL20LV8 Datasheet
284Kb / 17P
   Low Voltage E2CMOS PLD Generic Array Logic
GAL18V10 LATTICE-GAL18V10 Datasheet
265Kb / 16P
   High Performance E2CMOS PLD Generic Array Logic
GAL16V8 LATTICE-GAL16V8_98 Datasheet
395Kb / 22P
   High Performance E2CMOS PLD Generic Array Logic?
GAL20VP8 LATTICE-GAL20VP8 Datasheet
263Kb / 17P
   High-Speed E2CMOS PLD Generic Array Logic
26CV12 LATTICE-26CV12 Datasheet
255Kb / 17P
   High Performance E2CMOS PLD Generic Array Logic
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com