数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

UPD4564323G5-A10-9JH 数据表(PDF) 9 Page - NEC

部件名 UPD4564323G5-A10-9JH
功能描述  64M-bit Synchronous DRAM 4-bank, LVTTL
Download  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NEC [NEC]
网页  http://www.nec.com/
标志 NEC - NEC

UPD4564323G5-A10-9JH 数据表(HTML) 9 Page - NEC

Back Button UPD4564323G5-A10-9JH Datasheet HTML 5Page - NEC UPD4564323G5-A10-9JH Datasheet HTML 6Page - NEC UPD4564323G5-A10-9JH Datasheet HTML 7Page - NEC UPD4564323G5-A10-9JH Datasheet HTML 8Page - NEC UPD4564323G5-A10-9JH Datasheet HTML 9Page - NEC UPD4564323G5-A10-9JH Datasheet HTML 10Page - NEC UPD4564323G5-A10-9JH Datasheet HTML 11Page - NEC UPD4564323G5-A10-9JH Datasheet HTML 12Page - NEC UPD4564323G5-A10-9JH Datasheet HTML 13Page - NEC Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 84 page
background image
Data Sheet M14376EJ2V0DS00
9
µµµµPD4564323 for Rev. E
2. Commands
Mode register set command
(/CS, /RAS, /CAS, /WE = Low)
The
µPD4564323 has a mode register that defines how the device
operates. In this command, A0 through A10, BA0 and BA1 are the data input
pins. After power on, the mode register set command must be executed to
initialize the device.
The mode register can be set only when all banks are in idle state.
During 2 CLK (tRSC) following this command, the
µPD4564323 cannot
accept any other commands.
Fig.1 Mode register set command
/WE
/CAS
/RAS
/CS
CKE
CLK
H
Add
A10
BA0, BA1
(Bank select)
Activate command
(/CS, /RAS = Low, /CAS, /WE = High)
The
µPD4564323 has four banks, each with 4,096 rows.
This command activates the bank selected by BA0 and BA1 and a row
address selected by A0 through A10.
This command corresponds to a conventional DRAM’s /RAS falling.
Fig.2 Row address strobe and
bank activate command
/WE
/CAS
/RAS
/CS
CKE
CLK
H
Add
A10
BA0, BA1
Row
Row
(Bank select)
Precharge command
(/CS, /RAS, /WE = Low, /CAS = High)
This command begins precharge operation of the bank selected by BA0 and
BA1. When A10 is High, all banks are precharged, regardless of BA0 and
BA1.
When A10 is Low, only the bank selected by BA0 and BA1 is
precharged.
After this command, the
µPD4564323 can’t accept the activate command to
the precharging bank during tRP (precharge to activate command period).
This command corresponds to a conventional DRAM’s /RAS rising.
Fig.3 Precharge command
/WE
/CAS
/RAS
/CS
CKE
CLK
H
Add
A10
BA0, BA1
(Bank select)
(Precharge select)


类似零件编号 - UPD4564323G5-A10-9JH

制造商部件名数据表功能描述
logo
Elpida Memory
UPD4564163 ELPIDA-UPD4564163 Datasheet
919Kb / 85P
   64M-bit Synchronous DRAM 4-bank, LVTTL
UPD4564163G5 ELPIDA-UPD4564163G5 Datasheet
919Kb / 85P
   64M-bit Synchronous DRAM 4-bank, LVTTL
UPD4564441 ELPIDA-UPD4564441 Datasheet
919Kb / 85P
   64M-bit Synchronous DRAM 4-bank, LVTTL
UPD4564841 ELPIDA-UPD4564841 Datasheet
919Kb / 85P
   64M-bit Synchronous DRAM 4-bank, LVTTL
UPD4564841G5 ELPIDA-UPD4564841G5 Datasheet
919Kb / 85P
   64M-bit Synchronous DRAM 4-bank, LVTTL
More results

类似说明 - UPD4564323G5-A10-9JH

制造商部件名数据表功能描述
logo
Elpida Memory
UPD4564163 ELPIDA-UPD4564163 Datasheet
919Kb / 85P
   64M-bit Synchronous DRAM 4-bank, LVTTL
logo
NEC
UPD45128441 NEC-UPD45128441 Datasheet
1Mb / 92P
   128M-bit Synchronous DRAM 4-bank, LVTTL
logo
Elpida Memory
UPD45128163-E ELPIDA-UPD45128163-E Datasheet
932Kb / 86P
   128M-bit Synchronous DRAM 4-bank, LVTTL
UPD45128163-A75L ELPIDA-UPD45128163-A75L Datasheet
821Kb / 86P
   128M-bit Synchronous DRAM 4-bank, LVTTL
logo
Mitsubishi Electric Sem...
M5M4V64S20ATP-8 MITSUBISHI-M5M4V64S20ATP-8 Datasheet
1Mb / 48P
   64M (4-BANK x 4194304-WORD x 4-BIT) Synchronous DRAM
M5M4V64S20ATP-8A MITSUBISHI-M5M4V64S20ATP-8A Datasheet
1Mb / 51P
   64M (4-BANK x 4194304-WORD x 4-BIT) Synchronous DRAM
M5M4V64S40ATP-8A MITSUBISHI-M5M4V64S40ATP-8A Datasheet
1Mb / 51P
   64M (4-BANK x 1048576-WORD x 16-BIT) Synchronous DRAM
M5M4V64S30ATP-8 MITSUBISHI-M5M4V64S30ATP-8 Datasheet
1Mb / 48P
   64M (4-BANK x 2097152-WORD x 8-BIT) Synchronous DRAM
M5M4V64S30ATP-8A MITSUBISHI-M5M4V64S30ATP-8A Datasheet
1Mb / 51P
   64M (4-BANK x 2097152-WORD x 8-BIT) Synchronous DRAM
logo
Elpida Memory
PD45128441-T ELPIDA-PD45128441-T Datasheet
713Kb / 89P
   128M-bit Synchronous DRAM 4-bank, LVTTL WTR (Wide Temperature Range)
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com